From nobody Wed Jun 10 07:50:53 2026 Delivered-To: importer@patchew.org Authentication-Results: mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=pass(p=quarantine dis=none) header.from=9elements.com ARC-Seal: i=1; a=rsa-sha256; t=1778581413; cv=none; d=zohomail.com; s=zohoarc; b=c77VOtuCB9EVEYgJCwQIWdMK0NfZ2+Su2AdfyO6ZwGMw5F78ay3LKetwGVUUMuohS+0ntYax49O3hCf3dvnN1aC9RgHZolY7lhG5/S88h1U8FUSJ3Hx3m9fWzVnEitkrfQbYQAMk5oycVasPB03qC02/HygSVJt6DSr+Kt8Xhgg= ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=zohomail.com; s=zohoarc; t=1778581413; h=Content-Type:Content-Transfer-Encoding:Cc:Cc:Date:Date:From:From:In-Reply-To:List-Subscribe:List-Post:List-Id:List-Archive:List-Help:List-Unsubscribe:MIME-Version:Message-ID:References:Sender:Subject:Subject:To:To:Message-Id:Reply-To; bh=XgYxyK7JvF+K9wrKrF90EBiLYkieW1zE/BHxkNugCIo=; b=in7ohJoF9AlGtkXyPWBCQTB0bzZ+TIzakKuu9B1W8uZViZwUsjLNSldGtNmsRE5pQdRudRFRVp7Prsid3sJryY6CZwKmhXJ19VpCRmmHMOdZMLFvThfnpoMRbKiyZek04TY2WoQn12OcIgqlH1JnFLr+Q6MjRTY2cLen5/BXXLs= ARC-Authentication-Results: i=1; mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=pass header.from= (p=quarantine dis=none) Return-Path: Received: from lists1p.gnu.org (lists1p.gnu.org [209.51.188.17]) by mx.zohomail.com with SMTPS id 1778581413487792.7741905985091; Tue, 12 May 2026 03:23:33 -0700 (PDT) Received: from localhost ([::1] helo=lists1p.gnu.org) by lists1p.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1wMkGM-0003Vy-0l; Tue, 12 May 2026 06:22:54 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1wMkG9-0003RM-C3 for qemu-devel@nongnu.org; Tue, 12 May 2026 06:22:49 -0400 Received: from mail-wm1-x334.google.com ([2a00:1450:4864:20::334]) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1wMkG4-0001pZ-Co for qemu-devel@nongnu.org; Tue, 12 May 2026 06:22:40 -0400 Received: by mail-wm1-x334.google.com with SMTP id 5b1f17b1804b1-48d146705b4so65460485e9.3 for ; Tue, 12 May 2026 03:22:35 -0700 (PDT) Received: from alexanderarchlinux ([188.111.3.154]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-4548e6a68ebsm29991198f8f.1.2026.05.12.03.22.32 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 12 May 2026 03:22:33 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=9elements.com; s=google; t=1778581354; x=1779186154; darn=nongnu.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=XgYxyK7JvF+K9wrKrF90EBiLYkieW1zE/BHxkNugCIo=; b=SJ1DwH8dQ0B5FUnV7Fegfl7+pOXKxfIdrqAJACFQkvdKKjZCj8eQcbEQ6hlxr5U2Xs bam+AAvRJuHT1DhlY1XATjLab49vy+O7YqUXEgy5q/pHYhki3AvMvoyiTx/HaCZYsmvs Whik+I7M5M88vwh3eLq7+TvSpobPoIJrXR637BGWc1zIz4a6ZJ2vqj9Uah/zGuJRvK0e +xDIRzD7Wkhza5dYw94nlsM2PTvE4ZcTYNZCa4EJZVs7Nmv4QJDwoYtaVLEVUaKlo1Nf 1fxCx8cIojDHhuwzL+CxhQR+C0jK5YHBOPjx0UhhRs2hdADG2vinKKNcsaqacM5oxMdS KJ+w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1778581354; x=1779186154; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=XgYxyK7JvF+K9wrKrF90EBiLYkieW1zE/BHxkNugCIo=; b=mZsoJT2X8CSDR1QK7ORUVvOo2+wSvt56rxnkEq18TBCGU271dcERJFZkLl4Vrp3tzO 33biekTo1sknlANOFwOrthimNExmmIBwZ7+cNqNXKLKUq8iDHNO/U3VWgK0XQxxjig9b QLPmKpvlHQ9d56jculTcW+aDy6LkLvVsp0h4lOzlZBHNSKC6Kf9P9Id5Cbjl4Cqx7iYk 8Nha0+c6+p2cF9GTaQTYfSKzs5hdJAe7ZxNnna7s793c5EbYQaQPxPUbd+WwAk7HG5Mv Nt1tNeW8fBqWPYR7nmA+syFuXNRr6qFiUj75OwnF4F5C1aTHxSoNTd0olrGsCnHfYC3Z uQ8w== X-Gm-Message-State: AOJu0YxHwZ4kQLk7a5NE3lfu9dn1GgtRl2M6yHKoGrTjyOB6wileB3XZ 3qmJIKuIYeebNcgwFL9OpFqYAtuaE8/Lq2d0iw2KG9OMWQTFCAIy2QQzts34R4Z/X2vK5zzTqpH 9tm5O38k= X-Gm-Gg: Acq92OH7dD49isAWX9l+BP24zZI5R6poTwbgRvl0EX38YjCrSB179b4jpCxEeZp28UA eDeikrDM5yHnZypFts5Gu17WVgog0Jj6NKJsx0t+SFL2D0yaXwPfdkgYzGL2CgjqX2jDHAB6jWF kd+a/yHy+JgJPx320GX70GGHmQkXhJZfU09yUs/OmcGhOVLwLgxoZY4CAfIu3kiyZycbtYIxZvu lVRJDuVQbKRNAC7U8K1Tcy+m7/iCF0bkLqDjnij9OpBPlgJP6GoLHjjHfva/SmIphJdwqdZfRYg QXdqzgW+uBx8/p+fMXtdeDuxVqcnn+j+3dMCoR7B/AD7ZYatWFSyYGvfK/F7y2QRZ0+ZJmlz/FM goI5w+6OGK/k9ZQwXWQsf11m4mFc4TOkrzd7Jh4aWBmSZznLFHp1m86dlXgLBZ8/UveONVjexiF Z8wCU9NWweEEdBGNv+aRJDFAyDIAI89YtPFErQZcZaaFuV X-Received: by 2002:a05:600c:548e:b0:48a:592c:e655 with SMTP id 5b1f17b1804b1-48e8fe774d6mr34924105e9.17.1778581353802; Tue, 12 May 2026 03:22:33 -0700 (PDT) From: Alexander Hansen To: qemu-devel@nongnu.org Cc: Alexander Hansen , Titus Rwantare , =?UTF-8?q?C=C3=A9dric=20Le=20Goater?= , Peter Maydell , Steven Lee , Troy Lee , Jamin Lin , Kane Chen , Andrew Jeffery , Joel Stanley , qemu-arm@nongnu.org Subject: [PATCH v3 1/5] ast2600: yosemite4 initial support Date: Tue, 12 May 2026 12:20:36 +0200 Message-ID: <20260512102157.176511-2-alexander.hansen@9elements.com> X-Mailer: git-send-email 2.54.0 In-Reply-To: <20260512102157.176511-1-alexander.hansen@9elements.com> References: <20260512102157.176511-1-alexander.hansen@9elements.com> MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Received-SPF: pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; envelope-from=qemu-devel-bounces+importer=patchew.org@nongnu.org; helo=lists1p.gnu.org; Received-SPF: pass client-ip=2a00:1450:4864:20::334; envelope-from=alexander.hansen@9elements.com; helo=mail-wm1-x334.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=unavailable autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: qemu development List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+importer=patchew.org@nongnu.org Sender: qemu-devel-bounces+importer=patchew.org@nongnu.org X-ZohoMail-DKIM: pass (identity @9elements.com) X-ZM-MESSAGEID: 1778581416662154100 Initial patch based on [1] to support yosemite v4 bmc emulation. The goal of this machine support is to support OpenBMC development. Reference linux devicetree from openbmc linux is [2]. Status: - Enclosure FRU: showing up - Management Board FRU: showing up - Blade Board FRU: showing up - Blade Board sensors: not implemented - Blade Chassis FRU: showing up - Fan Board FRU: both showing up - Fan Board sensors: supported Overall the emulation is incomplete but already helpful in development and testing. The focus of this initial support is on the FRU eeproms and fanboard sensors. Tested: booted an OpenBMC image for yosemite4 target. References: [1] https://github.com/9elements/qemu/commit/32139f913c2bd0ebe4bd26c4676586= 1f6f9f2d49 [2] arch/arm/boot/dts/aspeed/aspeed-bmc-facebook-yosemite4.dts [3] https://github.com/legoater/qemu-aspeed-boot/pull/5 Cc: Titus Rwantare Cc: "C=C3=A9dric Le Goater" (maintainer:ASPEED BMCs) Cc: Peter Maydell (maintainer:ASPEED BMCs) Cc: Steven Lee (reviewer:ASPEED BMCs) Cc: Troy Lee (reviewer:ASPEED BMCs) Cc: Jamin Lin (reviewer:ASPEED BMCs) Cc: Kane Chen (reviewer:ASPEED BMCs) Cc: Andrew Jeffery (reviewer:ASPEED BMCs) Cc: Joel Stanley (reviewer:ASPEED BMCs) Cc: qemu-arm@nongnu.org (open list:ASPEED BMCs) Cc: qemu-devel@nongnu.org (open list:All patches CC here) Signed-off-by: Alexander Hansen Reviewed-by: C=C3=A9dric Le Goater --- hw/arm/aspeed_ast2600_fby4.c | 267 +++++++++++++++++++++++++++++++++++ hw/arm/meson.build | 1 + 2 files changed, 268 insertions(+) create mode 100644 hw/arm/aspeed_ast2600_fby4.c diff --git a/hw/arm/aspeed_ast2600_fby4.c b/hw/arm/aspeed_ast2600_fby4.c new file mode 100644 index 0000000000..d79a88e2fe --- /dev/null +++ b/hw/arm/aspeed_ast2600_fby4.c @@ -0,0 +1,267 @@ +/* + * Yosemite V4 + * + * Copyright 2026 9elements. + * + * SPDX-License-Identifier: GPL-2.0-or-later + */ + +#include "qemu/osdep.h" +#include "hw/arm/machines-qom.h" +#include "hw/arm/aspeed.h" +#include "hw/arm/aspeed_soc.h" +#include "hw/nvram/eeprom_at24c.h" +#include "hw/i2c/i2c_mux_pca954x.h" +#include "hw/gpio/pca9552.h" + +#define FBY4_BMC_RAM_SIZE ASPEED_RAM_SIZE(2 * GiB) + +/* START OF EEPROM CONTENTS */ + +/* + *./frugen -s board.mfg=3D"Wiwynn" \ + * --set board.pname=3D"Fan Board FSC-MAX ADC-TI LED-NXP EFUSE-MAX" \ + * --set text:board.pn=3D"BRD-PN-345" \ + * --board-date "10/1/2017 12:58:00" \ + * --set board.serial=3D"123456" \ + * --set product.pname=3D"Yosemite V4" \ + * --set product.mfg=3D"Wiwynn" \ + * --set product.ver=3D"v1.1" \ + * --set product.serial=3D"123456" \ + * --set product.atag=3D"PLACEHOLDER" \ + * --set product.custom=3D"Fanboard Custom1" \ + * --set product.custom.1=3D"Fanboard Custom2" \ + * --set text:product.pn=3D"PN-345" \ + * fru-yv4-fanboard.bin + */ +/* EM Config: yosemite4_fanboard_fsc_max_adc_ti_led_nxp_ons_efuse_max.json= */ +/* Yosemite4 fan board */ +static const uint8_t fru_yv4_fanboard_bin[] =3D { + 0x01, 0x00, 0x00, 0x01, 0x0b, 0x00, 0x00, 0xf3, 0x01, 0x0a, 0x19, 0xce, + 0xc2, 0xa8, 0xc6, 0x57, 0x69, 0x77, 0x79, 0x6e, 0x6e, 0xea, 0x46, 0x61, + 0x6e, 0x20, 0x42, 0x6f, 0x61, 0x72, 0x64, 0x20, 0x46, 0x53, 0x43, 0x2d, + 0x4d, 0x41, 0x58, 0x20, 0x41, 0x44, 0x43, 0x2d, 0x54, 0x49, 0x20, 0x4c, + 0x45, 0x44, 0x2d, 0x4e, 0x58, 0x50, 0x20, 0x45, 0x46, 0x55, 0x53, 0x45, + 0x2d, 0x4d, 0x41, 0x58, 0x85, 0x91, 0x34, 0x51, 0x95, 0x05, 0xca, 0x42, + 0x52, 0x44, 0x2d, 0x50, 0x4e, 0x2d, 0x33, 0x34, 0x35, 0xc0, 0xc1, 0x00, + 0x00, 0x00, 0x00, 0xdb, 0x01, 0x09, 0x19, 0xc6, 0x57, 0x69, 0x77, 0x79, + 0x6e, 0x6e, 0xcb, 0x59, 0x6f, 0x73, 0x65, 0x6d, 0x69, 0x74, 0x65, 0x20, + 0x56, 0x34, 0xc6, 0x50, 0x4e, 0x2d, 0x33, 0x34, 0x35, 0xc4, 0x76, 0x31, + 0x2e, 0x31, 0x85, 0x91, 0x34, 0x51, 0x95, 0x05, 0x89, 0x30, 0x1b, 0x8e, + 0x25, 0xfa, 0xb2, 0x64, 0x29, 0x03, 0xc0, 0xd0, 0x46, 0x61, 0x6e, 0x62, + 0x6f, 0x61, 0x72, 0x64, 0x20, 0x43, 0x75, 0x73, 0x74, 0x6f, 0x6d, 0x32, + 0xc1, 0x00, 0x00, 0x9d +}; +static const size_t fru_yv4_fanboard_bin_len =3D sizeof(fru_yv4_fanboard_b= in); + +/* + *./frugen -s board.mfg=3D"Wiwynn" \ + * --set board.pname=3D"Sentinel Dome without Retimer" \ + * --set text:board.pn=3D"BRD-PN-345" \ + * --board-date "10/1/2017 12:58:00" \ + * --set board.serial=3D"123456" \ + * --set product.pname=3D"Yosemite V4" \ + * --set product.mfg=3D"Wiwynn" \ + * --set product.ver=3D"v1.1" \ + * --set product.serial=3D"123456" \ + * --set product.atag=3D"PLACEHOLDER" \ + * --set product.custom=3D"Yosemite V4 T1" \ + * --set product.custom.1=3D"Yosemite V4 T1" \ + * --set text:product.pn=3D"PN-345" \ + * fru-yv4-sentineldome-board.bin + */ +/* product.cust maps to PRODUCT_INFO_AM2 */ +/* EM Config: yosemite4_sentineldome_t1.json */ +/* Yosemite4 Sentinel Dome without Retimer Boards */ +static const uint8_t fru_yv4_sentineldome_board_bin[] =3D { + 0x01, 0x00, 0x00, 0x01, 0x09, 0x00, 0x00, 0xf5, 0x01, 0x08, 0x19, 0xce, + 0xc2, 0xa8, 0xc6, 0x57, 0x69, 0x77, 0x79, 0x6e, 0x6e, 0xdd, 0x53, 0x65, + 0x6e, 0x74, 0x69, 0x6e, 0x65, 0x6c, 0x20, 0x44, 0x6f, 0x6d, 0x65, 0x20, + 0x77, 0x69, 0x74, 0x68, 0x6f, 0x75, 0x74, 0x20, 0x52, 0x65, 0x74, 0x69, + 0x6d, 0x65, 0x72, 0x85, 0x91, 0x34, 0x51, 0x95, 0x05, 0xca, 0x42, 0x52, + 0x44, 0x2d, 0x50, 0x4e, 0x2d, 0x33, 0x34, 0x35, 0xc0, 0xc1, 0x00, 0x78, + 0x01, 0x09, 0x19, 0xc6, 0x57, 0x69, 0x77, 0x79, 0x6e, 0x6e, 0xcb, 0x59, + 0x6f, 0x73, 0x65, 0x6d, 0x69, 0x74, 0x65, 0x20, 0x56, 0x34, 0xc6, 0x50, + 0x4e, 0x2d, 0x33, 0x34, 0x35, 0xc4, 0x76, 0x31, 0x2e, 0x31, 0x85, 0x91, + 0x34, 0x51, 0x95, 0x05, 0x89, 0x30, 0x1b, 0x8e, 0x25, 0xfa, 0xb2, 0x64, + 0x29, 0x03, 0xc0, 0xce, 0x59, 0x6f, 0x73, 0x65, 0x6d, 0x69, 0x74, 0x65, + 0x20, 0x56, 0x34, 0x20, 0x54, 0x31, 0xc1, 0x00, 0x00, 0x00, 0x00, 0xeb +}; +static const size_t fru_yv4_sentineldome_board_bin_len =3D + sizeof(fru_yv4_sentineldome_board_bin); + +/* + *./frugen -s board.mfg=3D"Wiwynn" \ + * --set board.pname=3D"Sentinel Dome" \ + * --set text:board.pn=3D"BRD-PN-345" \ + * --board-date "10/1/2017 12:58:00" \ + * --set board.serial=3D"123456" \ + * --set product.pname=3D"Yosemite V4" \ + * --set product.mfg=3D"Wiwynn" \ + * --set product.ver=3D"v1.1" \ + * --set product.serial=3D"123456" \ + * --set product.atag=3D"PLACEHOLDER" \ + * --set text:product.pn=3D"PN-345" \ + * fru-yv4-sentineldome-chassis.bin + */ +/* EM Config: yosemite4_sentineldome_chassis.json */ +/* Yosemite 4 Sentinel Dome Chassis FRU */ +static const uint8_t fru_yv4_sentineldome_chassis_bin[] =3D { + 0x01, 0x00, 0x00, 0x01, 0x07, 0x00, 0x00, 0xf7, 0x01, 0x06, 0x19, 0xce, + 0xc2, 0xa8, 0xc6, 0x57, 0x69, 0x77, 0x79, 0x6e, 0x6e, 0xcd, 0x53, 0x65, + 0x6e, 0x74, 0x69, 0x6e, 0x65, 0x6c, 0x20, 0x44, 0x6f, 0x6d, 0x65, 0x85, + 0x91, 0x34, 0x51, 0x95, 0x05, 0xca, 0x42, 0x52, 0x44, 0x2d, 0x50, 0x4e, + 0x2d, 0x33, 0x34, 0x35, 0xc0, 0xc1, 0x00, 0xb6, 0x01, 0x07, 0x19, 0xc6, + 0x57, 0x69, 0x77, 0x79, 0x6e, 0x6e, 0xcb, 0x59, 0x6f, 0x73, 0x65, 0x6d, + 0x69, 0x74, 0x65, 0x20, 0x56, 0x34, 0xc6, 0x50, 0x4e, 0x2d, 0x33, 0x34, + 0x35, 0xc4, 0x76, 0x31, 0x2e, 0x31, 0x85, 0x91, 0x34, 0x51, 0x95, 0x05, + 0x89, 0x30, 0x1b, 0x8e, 0x25, 0xfa, 0xb2, 0x64, 0x29, 0x03, 0xc0, 0xc1, + 0x00, 0x00, 0x00, 0x59 +}; +static const size_t fru_yv4_sentineldome_chassis_bin_len =3D + sizeof(fru_yv4_sentineldome_chassis_bin); + +/* + *./frugen -s board.mfg=3D"Wiwynn" \ + * --set board.pname=3D"Management Board wBMC" \ + * --set text:board.pn=3D"BRD-PN-345" \ + * --board-date "10/1/2017 12:58:00" \ + * --set board.serial=3D"123456" \ + * --set product.pname=3D"Yosemite V4" \ + * --set product.mfg=3D"Wiwynn" \ + * --set product.ver=3D"v1.1" \ + * --set product.serial=3D"123456" \ + * --set product.atag=3D"PLACEHOLDER" \ + * --set text:product.pn=3D"PN-345" \ + * fru-yv4-eclosure.bin + */ +/* EM Config: yosemite4_chassis.json, yosemite4.json */ +/* Yosemite 4 Sentinel Dome Enclosure FRU */ +static const uint8_t fru_yv4_eclosure_bin[] =3D { + 0x01, 0x00, 0x00, 0x01, 0x08, 0x00, 0x00, 0xf6, 0x01, 0x07, 0x19, 0xce, + 0xc2, 0xa8, 0xc6, 0x57, 0x69, 0x77, 0x79, 0x6e, 0x6e, 0xd5, 0x4d, 0x61, + 0x6e, 0x61, 0x67, 0x65, 0x6d, 0x65, 0x6e, 0x74, 0x20, 0x42, 0x6f, 0x61, + 0x72, 0x64, 0x20, 0x77, 0x42, 0x4d, 0x43, 0x85, 0x91, 0x34, 0x51, 0x95, + 0x05, 0xca, 0x42, 0x52, 0x44, 0x2d, 0x50, 0x4e, 0x2d, 0x33, 0x34, 0x35, + 0xc0, 0xc1, 0x00, 0x26, 0x01, 0x07, 0x19, 0xc6, 0x57, 0x69, 0x77, 0x79, + 0x6e, 0x6e, 0xcb, 0x59, 0x6f, 0x73, 0x65, 0x6d, 0x69, 0x74, 0x65, 0x20, + 0x56, 0x34, 0xc6, 0x50, 0x4e, 0x2d, 0x33, 0x34, 0x35, 0xc4, 0x76, 0x31, + 0x2e, 0x31, 0x85, 0x91, 0x34, 0x51, 0x95, 0x05, 0x89, 0x30, 0x1b, 0x8e, + 0x25, 0xfa, 0xb2, 0x64, 0x29, 0x03, 0xc0, 0xc1, 0x00, 0x00, 0x00, 0x59 +}; +static const size_t fru_yv4_eclosure_bin_len =3D sizeof(fru_yv4_eclosure_b= in); + +/* END OF EEPROM CONTENTS */ + +static void fby4_i2c_init_fanboard(I2CSlave *fan_mux, size_t eepromSize) +{ + /* 2 fan boards */ + for (int i =3D 0; i <=3D 1; i++) { + /* downstream bus */ + I2CBus *bus =3D pca954x_i2c_get_bus(fan_mux, i); + + /* ti,adc128d818 @ 0x1f (adc) */ + /* TODO */ + + /* maxim,max31790 @ 0x20 (pwm) */ + /* TODO */ + + /* + * ti,tca6424 @ 0x22 (gpio) + * linux handles tca6424 with PCA953X_TYPE, same as pca9535 + * { "pca9535", 16 | PCA953X_TYPE | PCA_INT, }, + * { "tca6424", 24 | PCA953X_TYPE | PCA_INT, }, + * so we _could_ be fine here unless more than 16 gpios are used + */ + i2c_slave_create_simple(bus, TYPE_PCA9535, 0x22); + + /* + * NOTE: above works and could use for gpio presence: + * $ gpioget gpiochip2 2 + * 1 + */ + + /* maxim,max31790 @ 0x2f (pwm) */ + /* TODO */ + + /* maxim,max11615 @ 0x33 (adc) */ + /* TODO */ + + at24c_eeprom_init_rom( + bus, 0x52, eepromSize, + fru_yv4_fanboard_bin, + fru_yv4_fanboard_bin_len); + + /* LED blink driver / gpio expander */ + /* nxp,pca9552 @ 0x61 (gpio) */ + i2c_slave_create_simple(bus, TYPE_PCA9552, 0x61); + } +} + +static void fby4_i2c_init_blade_chassis(I2CBus *bus, size_t eepromSize) +{ + /* Sentinel Dome Blade EEPROMS */ + + /* Board */ + at24c_eeprom_init_rom(bus, 0x54, eepromSize, + fru_yv4_sentineldome_board_bin, fru_yv4_sentineldome_board_bin_len= ); + + /* Chassis */ + at24c_eeprom_init_rom(bus, 0x55, eepromSize, + fru_yv4_sentineldome_chassis_bin, fru_yv4_sentineldome_chassis_bin_= len); +} + +static void fby4_i2c_init_multiple_blade_chassis(I2CBus **i2c, + size_t eepromSize) +{ + /* there is 8 blade chassis, but we only emulate 2 for performance rea= son */ + for (int bus =3D 1; bus <=3D (8 / 4); bus++) { + fby4_i2c_init_blade_chassis(i2c[bus], eepromSize); + } +} + +static void fby4_i2c_init(AspeedMachineState *bmc) +{ + AspeedSoCState *soc =3D bmc->soc; + I2CBus *i2c[16]; + + for (int i =3D 0; i < 16; i++) { + i2c[i] =3D aspeed_i2c_get_bus(&soc->i2c, i); + } + + /* Enclosure (EM Config: yosemite4_chassis.json, yosemite4.json) */ + at24c_eeprom_init_rom(i2c[1], 0x51, 128 * KiB, + fru_yv4_eclosure_bin, fru_yv4_eclosure_bin_len); + + fby4_i2c_init_multiple_blade_chassis(i2c, 128 * KiB); + + /* Yv4 fanboard connection */ + I2CSlave *fan_mux =3D i2c_slave_create_simple(i2c[14], TYPE_PCA9546, 0= x74); + + fby4_i2c_init_fanboard(fan_mux, 128 * KiB); +} + +static void aspeed_machine_fby4_class_init(ObjectClass *oc, const void *da= ta) +{ + MachineClass *mc =3D MACHINE_CLASS(oc); + AspeedMachineClass *amc =3D ASPEED_MACHINE_CLASS(oc); + + mc->desc =3D "Facebook fby4 BMC (Cortex-A7)"; + amc->fmc_model =3D "mx66l1g45g"; + amc->num_cs =3D 2; + amc->macs_mask =3D ASPEED_MAC3_ON; + amc->i2c_init =3D fby4_i2c_init; + mc->default_ram_size =3D FBY4_BMC_RAM_SIZE; + aspeed_machine_class_init_cpus_defaults(mc); +} + +static const TypeInfo aspeed_ast2600_fby4_types[] =3D { + { + .name =3D MACHINE_TYPE_NAME("fby4-bmc"), + .parent =3D MACHINE_TYPE_NAME("ast2600-evb"), + .class_init =3D aspeed_machine_fby4_class_init, + .interfaces =3D arm_machine_interfaces, + } +}; + +DEFINE_TYPES(aspeed_ast2600_fby4_types) diff --git a/hw/arm/meson.build b/hw/arm/meson.build index 84b8ec5fb5..ccbc23e549 100644 --- a/hw/arm/meson.build +++ b/hw/arm/meson.build @@ -60,6 +60,7 @@ arm_ss.add(when: 'CONFIG_ASPEED_SOC', if_true: files( 'aspeed_ast2600_catalina.c', 'aspeed_ast2600_evb.c', 'aspeed_ast2600_fby35.c', + 'aspeed_ast2600_fby4.c', 'aspeed_ast2600_fuji.c', 'aspeed_ast2600_gb200nvl.c', 'aspeed_ast2600_qcom-dc-scm-v1.c', --=20 2.54.0 From nobody Wed Jun 10 07:50:53 2026 Delivered-To: importer@patchew.org Authentication-Results: mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=pass(p=quarantine dis=none) header.from=9elements.com ARC-Seal: i=1; a=rsa-sha256; t=1778581456; cv=none; d=zohomail.com; s=zohoarc; b=VKt+rTHgUQOH7Yen3ZNaTbXrKuph8rfwfh/HlqMhlGaIk0hLYuhtAAxTNnQM91/XxZWoKWdh/69JC/VlSwPMiyv6ElascVty20xbeYGXSbJ7n6BYvZPVQt9nlIGRlL8jzgLvf8WcmMD6o3kF7q6zqeDVGvQWEggm89R+kWDiGeo= ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=zohomail.com; s=zohoarc; t=1778581456; h=Content-Type:Content-Transfer-Encoding:Cc:Cc:Date:Date:From:From:In-Reply-To:List-Subscribe:List-Post:List-Id:List-Archive:List-Help:List-Unsubscribe:MIME-Version:Message-ID:References:Sender:Subject:Subject:To:To:Message-Id:Reply-To; bh=dAWrwRNP92wZKGCcLcaijfgOVAvYms7a9ZNp7Ocxxqc=; b=iJg6ejMv6hXorWzem2f/2S2u/YTD90rIr8seFkSr/uoh2zbC2NN+4ns16I5otaU+nTF/jpp6mQBBtuIPfLW1yIqG4tidhAb+kaSakwN/iIfKKr3rmHEpO8D5BTuxFr3qTSgLBByN2X15fsEL0b4ZhUYJ/30aK9p7BA696gx8omE= ARC-Authentication-Results: i=1; mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=pass header.from= (p=quarantine dis=none) Return-Path: Received: from lists1p.gnu.org (lists1p.gnu.org [209.51.188.17]) by mx.zohomail.com with SMTPS id 1778581456349416.5068797688821; Tue, 12 May 2026 03:24:16 -0700 (PDT) Received: from localhost ([::1] helo=lists1p.gnu.org) by lists1p.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1wMkGP-0003Xb-3m; Tue, 12 May 2026 06:22:57 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1wMkGB-0003T1-9A for qemu-devel@nongnu.org; Tue, 12 May 2026 06:22:50 -0400 Received: from mail-wr1-x436.google.com ([2a00:1450:4864:20::436]) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1wMkG9-0001tQ-3r for qemu-devel@nongnu.org; Tue, 12 May 2026 06:22:42 -0400 Received: by mail-wr1-x436.google.com with SMTP id ffacd0b85a97d-43d77f6092eso3302821f8f.2 for ; Tue, 12 May 2026 03:22:39 -0700 (PDT) Received: from alexanderarchlinux ([188.111.3.154]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-4548e6a68ebsm29991198f8f.1.2026.05.12.03.22.37 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 12 May 2026 03:22:38 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=9elements.com; s=google; t=1778581358; x=1779186158; darn=nongnu.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=dAWrwRNP92wZKGCcLcaijfgOVAvYms7a9ZNp7Ocxxqc=; b=IJQmCfwHNApKYRWRp9eRePZ0KsOgYCgQ/Vc3WAywB4t1jmTgxTXU5lfvhi8/lsTVR7 mW60ujMG25HuJbF4g6SSwr7O9HrMhOI74kH8c2rJbLHhk9J8LFj4qXzsVQ2y1pO5+vqE rWU0Q1Ji9RATTv42lVZSFDtcPE6Mu2bXpudVg7mqoSYh5jhTEzLudXOen2sMnOAnFG+B QuKq3mbStbFhT1I6jyH/0g+to1vbG+wIlnf7TgYAQXPAqbpi0ZKwjyMdK2OK0jlx0CfH Gv7ny9J/Y42HLJEPXccT82BE5sy7RRRYJuMi6DBzft5Lw1GIg9X1KxPea5RcnM+hg/o0 M4Xg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1778581358; x=1779186158; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=dAWrwRNP92wZKGCcLcaijfgOVAvYms7a9ZNp7Ocxxqc=; b=Q22xfTg4Z2hofBCiQ2haAECs12/yLhxQ/mBdU0fW+1wbhfL2JAKyTkiuUS7Yr8n1rS 8S//vFsRO4ZRiH31zBsi8OdmO+tymmcFHjAvv8HdeVGVMEPPGLmmTKajKEOkyjd4Flkz EKqFVBYjQVfykr2n7nIarQkFT9nllyRtBg0WQ2OcldaGhb6RZo9Z5lBRL4Xn2W5do/6w QYM8vJG3aeMA3LRn28UATQtDzcDp8WNbJIy4NiVSZ/PDi8ow6UVGU4cJWx+mqqmDh7V+ m5STc+iguSeqOhsL0ixO0Ku3t9ZsGVnMYbbt115+sOH9TqWESLtrRI9cfuGHj8KFA2JH o+fQ== X-Gm-Message-State: AOJu0Yzr17w+ZyxjzOXxJoczWsJZ48PbZ3znuPsvBoiNMYT2760H0CuX CAMzNUck241OPpfdzuk2X3EkFjkuCx7DAM1/RMcB/VBm8X56SXjJjCfOToEdDGhn5h1oUfbhUtC hWMnVKkY= X-Gm-Gg: Acq92OEroo22lL5K4ssgrO1B5JkRLExXsZoQZOJ6eXuPTHGcnIoaVclbpz5niw11HpE 0hp60MaBjWWbm2R8QIlUajVs33VBBpAQeBncoIdiaIKHM7yc7uhYRqGpDKjqsD9pQfHoYHrroUG wL6QdKWMY/UyHXbp9t2oHHINsY1QToILgUnznU45XbxC8LR94zkPXis4fQeDRcisJ9nj5p6k7k1 B34FlyRbhLse3NS9Z1JzMeeOEqjyhKQFwcEt+cti+XgLP7TqZIVb4rUjw9qmUaQDJCJyHTRFAA4 4iBOX1HJPOsQv/ZTun5hQo6F3QuEr1nH1/IKPyeaAfG38hdKZw2/nvkRFF2COmhtn77T+7NjaqA lw4ctCvzZO32ZTF0M/LZqx7zMcYS7Bci4rM463pOEfHjHk+sEj4NdqUjWREb+K2jL5YcvmsDGnU LGYSEmbM0G23fijxdZ89nu1DgtDV6b2+xSgxd0fRLFd6S0 X-Received: by 2002:a05:6000:2401:b0:448:8db5:410b with SMTP id ffacd0b85a97d-45b14adc080mr3386647f8f.20.1778581358528; Tue, 12 May 2026 03:22:38 -0700 (PDT) From: Alexander Hansen To: qemu-devel@nongnu.org Cc: Alexander Hansen , Titus Rwantare , =?UTF-8?q?C=C3=A9dric=20Le=20Goater?= , Peter Maydell , Steven Lee , Troy Lee , Jamin Lin , Kane Chen , Andrew Jeffery , Joel Stanley , qemu-arm@nongnu.org Subject: [PATCH v3 2/5] ast2600: yosemite4 functional test Date: Tue, 12 May 2026 12:20:37 +0200 Message-ID: <20260512102157.176511-3-alexander.hansen@9elements.com> X-Mailer: git-send-email 2.54.0 In-Reply-To: <20260512102157.176511-1-alexander.hansen@9elements.com> References: <20260512102157.176511-1-alexander.hansen@9elements.com> MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Received-SPF: pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; envelope-from=qemu-devel-bounces+importer=patchew.org@nongnu.org; helo=lists1p.gnu.org; Received-SPF: pass client-ip=2a00:1450:4864:20::436; envelope-from=alexander.hansen@9elements.com; helo=mail-wr1-x436.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=unavailable autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: qemu development List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+importer=patchew.org@nongnu.org Sender: qemu-devel-bounces+importer=patchew.org@nongnu.org X-ZohoMail-DKIM: pass (identity @9elements.com) X-ZM-MESSAGEID: 1778581459203154100 Tested: functional test passed. export QEMU_TEST_QEMU_BINARY=3Dqemu-system-arm ./build/run tests/functional/arm/test_aspeed_fby4.py TAP version 13 ok 1 test_aspeed_fby4.YosemiteV4Machine.test_arm_ast2600_yosemitev4_openbmc 1..1 Cc: Titus Rwantare Cc: "C=C3=A9dric Le Goater" (maintainer:ASPEED BMCs) Cc: Peter Maydell (maintainer:ASPEED BMCs) Cc: Steven Lee (reviewer:ASPEED BMCs) Cc: Troy Lee (reviewer:ASPEED BMCs) Cc: Jamin Lin (reviewer:ASPEED BMCs) Cc: Kane Chen (reviewer:ASPEED BMCs) Cc: Andrew Jeffery (reviewer:ASPEED BMCs) Cc: Joel Stanley (reviewer:ASPEED BMCs) Cc: qemu-arm@nongnu.org (open list:ASPEED BMCs) Cc: qemu-devel@nongnu.org (open list:All patches CC here) Signed-off-by: Alexander Hansen --- tests/functional/arm/meson.build | 2 ++ tests/functional/arm/test_aspeed_fby4.py | 44 ++++++++++++++++++++++++ 2 files changed, 46 insertions(+) create mode 100755 tests/functional/arm/test_aspeed_fby4.py diff --git a/tests/functional/arm/meson.build b/tests/functional/arm/meson.= build index 2f538f29a2..10c0006f22 100644 --- a/tests/functional/arm/meson.build +++ b/tests/functional/arm/meson.build @@ -14,6 +14,7 @@ test_arm_timeouts =3D { 'aspeed_ast2600_sdk_otp' : 720, 'aspeed_bletchley' : 480, 'aspeed_catalina' : 480, + 'aspeed_fby4': 480, 'aspeed_gb200nvl_bmc' : 480, 'aspeed_rainier' : 480, 'bpim2u' : 500, @@ -47,6 +48,7 @@ tests_arm_system_thorough =3D [ 'aspeed_ast2600_sdk_otp', 'aspeed_bletchley', 'aspeed_catalina', + 'aspeed_fby4', 'aspeed_gb200nvl_bmc', 'aspeed_rainier', 'bpim2u', diff --git a/tests/functional/arm/test_aspeed_fby4.py b/tests/functional/ar= m/test_aspeed_fby4.py new file mode 100755 index 0000000000..a3124c240f --- /dev/null +++ b/tests/functional/arm/test_aspeed_fby4.py @@ -0,0 +1,44 @@ +#!/usr/bin/env python3 +# +# Functional test that boots the ASPEED machines +# +# SPDX-License-Identifier: GPL-2.0-or-later + +from qemu_test import Asset +from aspeed import AspeedTest + + +class YosemiteV4Machine(AspeedTest): + + ASSET_YOSEMITE_V4_FLASH =3D Asset( + 'https://github.com/legoater/qemu-aspeed-boot/raw/refs/heads/maste= r/images/yosemite4-bmc/openbmc-20260505132843/obmc-phosphor-image-yosemite4= -20260505132843.static.mtd.xz', + 'dff6946363b41f952b15cfc3156482b89fcfc1b0ecfc3ec8b3ed496a5f001ef9') + + def do_test_arm_aspeed_openbmc_no_network(self, machine, image, uboot, + cpu_id, soc): + + self.set_machine(machine) + self.vm.set_console() + self.vm.add_args('-drive', f'file=3D{image},if=3Dmtd,format=3Draw', + '-snapshot') + self.vm.launch() + + self.wait_for_console_pattern(f'U-Boot {uboot}') + self.wait_for_console_pattern('## Loading kernel from FIT Image') + self.wait_for_console_pattern('Starting kernel ...') + self.wait_for_console_pattern(f'Booting Linux on physical CPU {cpu= _id}') + self.wait_for_console_pattern(f'ASPEED {soc}') + self.wait_for_console_pattern('/init as init process') + # yosemite v4 does not emit the hostname log which is + # different from the other machines. + self.wait_for_console_pattern('yosemite4 login:') + + def test_arm_ast2600_yosemitev4_openbmc(self): + image_path =3D self.uncompress(self.ASSET_YOSEMITE_V4_FLASH) + + self.do_test_arm_aspeed_openbmc_no_network('fby4-bmc', image=3Dima= ge_path, + uboot=3D'2019.04', cpu_id=3D'0xf00= ', + soc=3D'AST2600 rev A3') + +if __name__ =3D=3D '__main__': + AspeedTest.main() --=20 2.54.0 From nobody Wed Jun 10 07:50:53 2026 Delivered-To: importer@patchew.org Authentication-Results: mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=pass(p=quarantine dis=none) header.from=9elements.com ARC-Seal: i=1; a=rsa-sha256; t=1778581448; cv=none; d=zohomail.com; s=zohoarc; b=KVV6bNuhE9JAWzQXQSPxvkH8G1FfZJodsLnAzxW9XOGuXLRiyCK+xR9sv94fhTBTSBMRfUSQkeI9JxpA7zo2kAbgqZiRvcb/zLW/amJjaQnvJ853RMpaykxJ5T0kR9atstg+9LqsjgwPHFOJfjAQuZA3Fab20JZAo3McN1kWSIM= ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=zohomail.com; s=zohoarc; t=1778581448; h=Content-Type:Content-Transfer-Encoding:Cc:Cc:Date:Date:From:From:In-Reply-To:List-Subscribe:List-Post:List-Id:List-Archive:List-Help:List-Unsubscribe:MIME-Version:Message-ID:References:Sender:Subject:Subject:To:To:Message-Id:Reply-To; bh=B0KKGpnPtt0ZxKR6NrSFYEFEkuELGmAZ1gykhoQ05gw=; b=DTGYRhVbQxOLIvhoCFFyImlEWI0DIpPU1dJLOY+Lp42gcOqqje/Cb0KUe5Vjj0ENOfty9ONleDxrS2at+DaqYlVqRExC1BZ/y+hg/NKYqHd9KXOxVbqkbaCv3kZIBb82daUaYRj1FYs4f2S7dZ+wRxCe7+16ZnJGah0R8TnHOkk= ARC-Authentication-Results: i=1; mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=pass header.from= (p=quarantine dis=none) Return-Path: Received: from lists1p.gnu.org (lists1p.gnu.org [209.51.188.17]) by mx.zohomail.com with SMTPS id 1778581448714402.2853767219764; Tue, 12 May 2026 03:24:08 -0700 (PDT) Received: from localhost ([::1] helo=lists1p.gnu.org) by lists1p.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1wMkGQ-0003Yr-Fc; Tue, 12 May 2026 06:22:58 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1wMkGJ-0003V8-3H for qemu-devel@nongnu.org; Tue, 12 May 2026 06:22:51 -0400 Received: from mail-wr1-x435.google.com ([2a00:1450:4864:20::435]) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1wMkGD-0001xz-Of for qemu-devel@nongnu.org; Tue, 12 May 2026 06:22:50 -0400 Received: by mail-wr1-x435.google.com with SMTP id ffacd0b85a97d-43d73422431so4085971f8f.2 for ; Tue, 12 May 2026 03:22:43 -0700 (PDT) Received: from alexanderarchlinux ([188.111.3.154]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-4548e6a68ebsm29991198f8f.1.2026.05.12.03.22.41 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 12 May 2026 03:22:42 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=9elements.com; s=google; t=1778581363; x=1779186163; darn=nongnu.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=B0KKGpnPtt0ZxKR6NrSFYEFEkuELGmAZ1gykhoQ05gw=; b=dC9K87dAnT5MXFmIBEqDDSYyx6HsIOKCP546eWSMZyxB98STpxLaU57wT9+OrO/yrC v5xapCzEdypDdKnjZ6OHDre51oKd2BE/ZIM3YhFSG3MY6AZHTvjg9LVz2IV7Vau85gSw 6jA2RqChK47O7fieAVZ7GmuHs2J5z28JwTfh7IrNNIGoSX+AH8LfmJGiHH8rpknSvYKk M9I0kyHzx4laLT4lt2tENuxx3nb9pw6LrA+0pwchEaREq/SH2Ae7XQMuE6GcVReZXjrK Zy3j9+xwWuicIASLefurLHKubPEqsXZTHPFQJ816U764jt0kClA1bo3kUoBqaZoymBTu 5Euw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1778581363; x=1779186163; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=B0KKGpnPtt0ZxKR6NrSFYEFEkuELGmAZ1gykhoQ05gw=; b=hEJPoEzbLaoBmk8pM8Pu4WqF8u8EXYU3u2sqVdHd/wJu5gGfXK8P3aKGWDiX3G6spU 1AyNfhl/Cs04MPLJcThROhtzDliAquAD6tU3cFUu50c4R411iG1K9X01/txsQptrtuhL OWePKJDPnlBvfctj3ersEnNyQKkWNw38wnhIpSvALez43FMrX7zJy8Qx8oDE33P9ZY81 V1+n/GFGDCsuaOJoYCB41cUrdtckDteAgSTAg9CMuqmyTcBqpZUjYUmuqBULlTeWozjN OcbavEG3qrd7trpd9VyJZhGtRcdgEe07hDVY9P6mtD0AcU0rAf+QzjezF1Z/j3LbdEiz KClQ== X-Gm-Message-State: AOJu0YwbFcRSZk89exM+waHHWTTb7uls+yZ7rDBgSOhEZEg3qTnNdox0 /cCDejf33ETiilMTXDCsFzTweF2/fe0ZpO4UyWjo1FTojR+4TN7yk96XNWg0gzZd00u2r7aNG7W rKykUixw= X-Gm-Gg: Acq92OGDhV+HpYUFNZwJQLUNzeJHk4usAik8HnTFTeVuWslVJAT/s1y6YapmvHY3m2z 1mmjGjevFMMpjUBwN/K5ZUtxrLZHaoCErMUsz0vhHAGd/zSNVQiXRYMCrt+OKSbQIg5QF61J4wN 9h1DAB/J9k5ZG82lEMJ84UcObuSlkJneiwmTT7+botK7yMBJe3jDcXTYFuZ1FdqRcLsOvOPyStX ja13RxT4/WNMoqOCfkWKiu1l9+BFkfNIX4AQAd1QaRusocHH3tE9fhWucusvlIc9jSRnxmX00C9 H/mbvSqivkAVMIn+XABgk1Qkr+85y3HoCWXkJlMWST98yo8j+hx0Abt7VGKdvqaQU7Jd+GVRtfa Ma152yHpVH0aBkzg9qx6FdEeC5qAvqWjAHe4QdFY2b/5SGY/gHwuOZHDr7pLgFGih9txlIP5A8i psXz2drvFGsvKzpFHQvU6gHZYvM4OisEfB9gDGT+gvP3Bc X-Received: by 2002:a5d:5f42:0:b0:455:460a:33a5 with SMTP id ffacd0b85a97d-455460a3511mr24111800f8f.34.1778581362494; Tue, 12 May 2026 03:22:42 -0700 (PDT) From: Alexander Hansen To: qemu-devel@nongnu.org Cc: Alexander Hansen , Titus Rwantare , =?UTF-8?q?C=C3=A9dric=20Le=20Goater?= , Paolo Bonzini , Peter Maydell , =?UTF-8?q?Philippe=20Mathieu-Daud=C3=A9?= , qemu-arm@nongnu.org, Steven Lee , Troy Lee , Jamin Lin , Kane Chen , Andrew Jeffery , Joel Stanley Subject: [PATCH v3 3/5] hw/sensor: MAX31790 support Date: Tue, 12 May 2026 12:20:38 +0200 Message-ID: <20260512102157.176511-4-alexander.hansen@9elements.com> X-Mailer: git-send-email 2.54.0 In-Reply-To: <20260512102157.176511-1-alexander.hansen@9elements.com> References: <20260512102157.176511-1-alexander.hansen@9elements.com> MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Received-SPF: pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; envelope-from=qemu-devel-bounces+importer=patchew.org@nongnu.org; helo=lists1p.gnu.org; Received-SPF: pass client-ip=2a00:1450:4864:20::435; envelope-from=alexander.hansen@9elements.com; helo=mail-wr1-x435.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=unavailable autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: qemu development List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+importer=patchew.org@nongnu.org Sender: qemu-devel-bounces+importer=patchew.org@nongnu.org X-ZohoMail-DKIM: pass (identity @9elements.com) X-ZM-MESSAGEID: 1778581451375158501 Product: [1] Datasheet: [2] MAX31790 Support: - fan inputs are reading - tach reading propertional to pwm setting from linux driver - fans do not show any fault - 6 PWM registers influence 6 TACH registers There is intentional stub behavior in some places and various functions of the device are currently unsupported. MAX31790 currently unsupported: - slave address restriction - fan dynamics - spin-up configuration - fault state / failure possibility - rate-of-change control - tach mode - mixed layouts where number of fans !=3D number of tachs - see Figure 5.9 in [2] for example of mixed layout Anyone could expand it in the future for more accurate emulation. The reason for adding this device is to support Yosemite V4 emulation. Tested: on yosemite 4 qemu root@yosemite4:~# ls /sys/class/hwmon/hwmon2/ device fan2_fault fan3_target fan5_fault fan6_target pwm2 pw= m5 fan1_enable fan2_input fan4_enable fan5_input name pwm2_enable pwm5_= enable fan1_fault fan2_target fan4_fault fan5_target of_node pwm3 pwm6 fan1_input fan3_enable fan4_input fan6_enable power pwm3_enable pwm6= _enable fan1_target fan3_fault fan4_target fan6_fault pwm1 pwm4 subsystem fan2_enable fan3_input fan5_enable fan6_input pwm1_enable pwm4_enabl= e uevent root@yosemite4:~# cat /sys/class/hwmon/hwmon2/fan1_input 4551 root@yosemite4:~# cat /sys/class/hwmon/hwmon2/fan1_enable 1 root@yosemite4:~# cat /sys/class/hwmon/hwmon2/fan1_fault 0 root@yosemite4:~# cat /sys/class/hwmon/hwmon2/fan1_target 2048 root@yosemite4:~# cat /sys/class/hwmon/hwmon2/pwm1 178 root@yosemite4:~# cat /sys/class/hwmon/hwmon2/name max31790 Trace output: max31790_realize i2c_addr: 0x20 max31790_realize i2c_addr: 0x2f max31790_realize i2c_addr: 0x20 max31790_realize i2c_addr: 0x2f max31790_event i2c_addr: 0x20, event: 0x01 max31790_send i2c_addr: 0x20, data: 0x02 max31790_event i2c_addr: 0x20, event: 0x00 max31790_recv i2c_addr: 0x20, reg_addr: 0x02 max31790_recv_return i2c_addr: 0x20, returns: 0x08 ... References: [1] https://www.analog.com/en/products/MAX31790.html [2] https://www.analog.com/media/en/technical-documentation/data-sheets/MAX= 31790.pdf Cc: Titus Rwantare Cc: "C=C3=A9dric Le Goater" (maintainer:ASPEED BMCs) Cc: Paolo Bonzini Cc: Peter Maydell Cc: "Philippe Mathieu-Daud=C3=A9" Cc: qemu-arm@nongnu.org Cc: qemu-devel@nongnu.org Signed-off-by: Alexander Hansen --- MAINTAINERS | 1 + hw/arm/Kconfig | 1 + hw/arm/aspeed_ast2600_fby4.c | 5 +- hw/sensor/Kconfig | 4 + hw/sensor/max31790.c | 499 +++++++++++++++++++++++ hw/sensor/meson.build | 1 + hw/sensor/trace-events | 8 + include/hw/sensor/max31790.h | 7 + tests/functional/arm/test_aspeed_fby4.py | 18 + 9 files changed, 542 insertions(+), 2 deletions(-) create mode 100644 hw/sensor/max31790.c create mode 100644 include/hw/sensor/max31790.h diff --git a/MAINTAINERS b/MAINTAINERS index 93a1e4e482..9c991f8e70 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -3981,6 +3981,7 @@ S: Maintained F: hw/i2c/pmbus_device.c F: hw/sensor/adm1272.c F: hw/sensor/isl_pmbus_vr.c +F: hw/sensor/max31790.c F: hw/sensor/max34451.c F: include/hw/i2c/pmbus_device.h F: include/hw/sensor/isl_pmbus_vr.h diff --git a/hw/arm/Kconfig b/hw/arm/Kconfig index 5b198402d5..99864eb878 100644 --- a/hw/arm/Kconfig +++ b/hw/arm/Kconfig @@ -552,6 +552,7 @@ config ASPEED_SOC select LED select PMBUS select MAX31785 + select MAX31790 select FSI_APB2OPB_ASPEED select AT24C select PCI_EXPRESS diff --git a/hw/arm/aspeed_ast2600_fby4.c b/hw/arm/aspeed_ast2600_fby4.c index d79a88e2fe..a7c2dc09ea 100644 --- a/hw/arm/aspeed_ast2600_fby4.c +++ b/hw/arm/aspeed_ast2600_fby4.c @@ -11,6 +11,7 @@ #include "hw/arm/aspeed.h" #include "hw/arm/aspeed_soc.h" #include "hw/nvram/eeprom_at24c.h" +#include "hw/sensor/max31790.h" #include "hw/i2c/i2c_mux_pca954x.h" #include "hw/gpio/pca9552.h" =20 @@ -164,7 +165,7 @@ static void fby4_i2c_init_fanboard(I2CSlave *fan_mux, s= ize_t eepromSize) /* TODO */ =20 /* maxim,max31790 @ 0x20 (pwm) */ - /* TODO */ + i2c_slave_create_simple(bus, TYPE_MAX31790, 0x20); =20 /* * ti,tca6424 @ 0x22 (gpio) @@ -182,7 +183,7 @@ static void fby4_i2c_init_fanboard(I2CSlave *fan_mux, s= ize_t eepromSize) */ =20 /* maxim,max31790 @ 0x2f (pwm) */ - /* TODO */ + i2c_slave_create_simple(bus, TYPE_MAX31790, 0x2f); =20 /* maxim,max11615 @ 0x33 (adc) */ /* TODO */ diff --git a/hw/sensor/Kconfig b/hw/sensor/Kconfig index bc6331b4ab..ece2f2b167 100644 --- a/hw/sensor/Kconfig +++ b/hw/sensor/Kconfig @@ -43,3 +43,7 @@ config ISL_PMBUS_VR config MAX31785 bool depends on PMBUS + +config MAX31790 + bool + depends on PMBUS diff --git a/hw/sensor/max31790.c b/hw/sensor/max31790.c new file mode 100644 index 0000000000..16525cba9b --- /dev/null +++ b/hw/sensor/max31790.c @@ -0,0 +1,499 @@ +/* + * Maxim MAX31790 PMBus 6-Channel Fan Controller + * + * Datasheet: + * https://www.analog.com/media/en/technical-documentation/data-sheets/MAX= 31790.pdf + * + * Copyright 2026 9elements + * + * SPDX-License-Identifier: GPL-2.0-or-later + */ + +#include "qemu/osdep.h" +#include "hw/sensor/max31790.h" +#include "hw/i2c/i2c.h" +#include "migration/vmstate.h" +#include "qapi/error.h" +#include "qapi/visitor.h" +#include "qemu/log.h" +#include "qemu/module.h" +#include "qom/object.h" +#include "trace.h" + +#define MAX31790_NUM_FANS 6 +#define MAX31790_NUM_TACHS 12 + +#define MAX31790_REG_GLOBAL_CONFIG 0x00 +#define MAX31790_REG_PWM_FREQ 0x01 + +/* 0x02 to 0x07: N =3D 0 .. 5 */ +#define MAX31790_REG_FAN_CONFIG(N) (0x02 + N) + +/* 0x08 to 0x0d: N =3D 0 .. 5 */ +#define MAX31790_REG_FAN_DYNAMICS(N) (0x08 + N) + +#define MAX31790_REG_FAN_FAULT_STATUS_2 0x10 +#define MAX31790_REG_FAN_FAULT_STATUS_1 0x11 +#define MAX31790_REG_FAN_FAULT_MASK_2 0x12 +#define MAX31790_REG_FAN_FAULT_MASK_1 0x13 +#define MAX31790_REG_FAILED_FAN_OPT 0x14 + +/* 0x18 to 0x2f: N =3D 0 .. 11 */ +#define MAX31790_REG_TACH_COUNT_MSB(N) (0x18 + 2 * N) +#define MAX31790_REG_TACH_COUNT_LSB(N) (0x19 + 2 * N) + +/* 0x30 to 0x3b: N =3D 0 .. 5 */ +#define MAX31790_REG_PWM_DUTY_CYCLE_MSB(N) (0x30 + 2 * N) +#define MAX31790_REG_PWM_DUTY_CYCLE_LSB(N) (0x31 + 2 * N) + +/* .. reserved registers ... */ + +/* 0x40 to 0x4b: N =3D 0 .. 5 */ +#define MAX31790_REG_PWM_TARGET_DUTY_CYCLE_MSB(N) (0x40 + 2 * N) +#define MAX31790_REG_PWM_TARGET_DUTY_CYCLE_LSB(N) (0x41 + 2 * N) + +/* ... 'User Byte' registers ... */ + +/* 0x50 to 0x5b: N =3D 0 .. 5 */ +#define MAX31790_REG_TACH_TARGET_COUNT_MSB(N) (0x50 + 2 * N) +#define MAX31790_REG_TACH_TARGET_COUNT_LSB(N) (0x51 + 2 * N) + +struct MAX31790State { + I2CSlave i2c; + + uint8_t fan_config[MAX31790_NUM_FANS]; + uint8_t fan_dynamics[MAX31790_NUM_FANS]; + + uint16_t pwm[MAX31790_NUM_FANS]; + uint16_t tach_target[MAX31790_NUM_FANS]; + uint16_t rpm[MAX31790_NUM_TACHS]; + + /* command buffer */ + uint8_t len; + uint8_t buf[2]; + + /* output buffer */ + uint8_t outlen; + uint8_t outbuf[2]; + + /* selected register for read/write operation */ + uint8_t pointer; +}; + +struct MAX31790Class { + I2CSlaveClass parent_class; +}; + +OBJECT_DECLARE_TYPE(MAX31790State, MAX31790Class, MAX31790) + +static void max31790_read(MAX31790State *s) +{ + size_t index =3D 0; + uint8_t out0 =3D 0; + uint8_t out1 =3D 0; + + switch (s->pointer) { + case MAX31790_REG_FAN_CONFIG(0): + case MAX31790_REG_FAN_CONFIG(1): + case MAX31790_REG_FAN_CONFIG(2): + case MAX31790_REG_FAN_CONFIG(3): + case MAX31790_REG_FAN_CONFIG(4): + case MAX31790_REG_FAN_CONFIG(5): + out0 =3D s->fan_config[s->pointer - MAX31790_REG_FAN_CONFIG(0)]; + break; + case MAX31790_REG_FAN_DYNAMICS(0): + case MAX31790_REG_FAN_DYNAMICS(1): + case MAX31790_REG_FAN_DYNAMICS(2): + case MAX31790_REG_FAN_DYNAMICS(3): + case MAX31790_REG_FAN_DYNAMICS(4): + case MAX31790_REG_FAN_DYNAMICS(5): + out0 =3D s->fan_dynamics[s->pointer - MAX31790_REG_FAN_DYNAMICS(0)]; + break; + case MAX31790_REG_FAN_FAULT_STATUS_1: + case MAX31790_REG_FAN_FAULT_STATUS_2: + /* we do not have any fan fault */ + out0 =3D 0x00; + out1 =3D 0x00; + break; + case MAX31790_REG_TACH_COUNT_MSB(0): + case MAX31790_REG_TACH_COUNT_MSB(1): + case MAX31790_REG_TACH_COUNT_MSB(2): + case MAX31790_REG_TACH_COUNT_MSB(3): + case MAX31790_REG_TACH_COUNT_MSB(4): + case MAX31790_REG_TACH_COUNT_MSB(5): + case MAX31790_REG_TACH_COUNT_MSB(6): + case MAX31790_REG_TACH_COUNT_MSB(7): + case MAX31790_REG_TACH_COUNT_MSB(8): + case MAX31790_REG_TACH_COUNT_MSB(9): + case MAX31790_REG_TACH_COUNT_MSB(10): + case MAX31790_REG_TACH_COUNT_MSB(11): + index =3D (s->pointer - MAX31790_REG_TACH_COUNT_MSB(0)) / 2; + out0 =3D (s->rpm[index] >> 8) & 0xff; + out1 =3D s->rpm[index] & 0xff; + break; + + case MAX31790_REG_TACH_COUNT_LSB(0): + case MAX31790_REG_TACH_COUNT_LSB(1): + case MAX31790_REG_TACH_COUNT_LSB(2): + case MAX31790_REG_TACH_COUNT_LSB(3): + case MAX31790_REG_TACH_COUNT_LSB(4): + case MAX31790_REG_TACH_COUNT_LSB(5): + case MAX31790_REG_TACH_COUNT_LSB(6): + case MAX31790_REG_TACH_COUNT_LSB(7): + case MAX31790_REG_TACH_COUNT_LSB(8): + case MAX31790_REG_TACH_COUNT_LSB(9): + case MAX31790_REG_TACH_COUNT_LSB(10): + case MAX31790_REG_TACH_COUNT_LSB(11): + index =3D (s->pointer - MAX31790_REG_TACH_COUNT_LSB(0)) / 2; + out0 =3D s->rpm[index] & 0xff; + break; + + case MAX31790_REG_PWM_DUTY_CYCLE_MSB(0): + case MAX31790_REG_PWM_DUTY_CYCLE_MSB(1): + case MAX31790_REG_PWM_DUTY_CYCLE_MSB(2): + case MAX31790_REG_PWM_DUTY_CYCLE_MSB(3): + case MAX31790_REG_PWM_DUTY_CYCLE_MSB(4): + case MAX31790_REG_PWM_DUTY_CYCLE_MSB(5): + index =3D (s->pointer - MAX31790_REG_PWM_DUTY_CYCLE_MSB(0)) / 2; + out0 =3D (s->pwm[index] >> 8) & 0xff; + out1 =3D s->pwm[index] & 0xff; + break; + case MAX31790_REG_PWM_DUTY_CYCLE_LSB(0): + case MAX31790_REG_PWM_DUTY_CYCLE_LSB(1): + case MAX31790_REG_PWM_DUTY_CYCLE_LSB(2): + case MAX31790_REG_PWM_DUTY_CYCLE_LSB(3): + case MAX31790_REG_PWM_DUTY_CYCLE_LSB(4): + case MAX31790_REG_PWM_DUTY_CYCLE_LSB(5): + index =3D (s->pointer - MAX31790_REG_PWM_DUTY_CYCLE_LSB(0)) / 2; + out0 =3D s->pwm[index] & 0xff; + break; + + case MAX31790_REG_PWM_TARGET_DUTY_CYCLE_MSB(0): + case MAX31790_REG_PWM_TARGET_DUTY_CYCLE_MSB(1): + case MAX31790_REG_PWM_TARGET_DUTY_CYCLE_MSB(2): + case MAX31790_REG_PWM_TARGET_DUTY_CYCLE_MSB(3): + case MAX31790_REG_PWM_TARGET_DUTY_CYCLE_MSB(4): + case MAX31790_REG_PWM_TARGET_DUTY_CYCLE_MSB(5): + index =3D (s->pointer - MAX31790_REG_PWM_TARGET_DUTY_CYCLE_MSB(0)) / 2; + out0 =3D (s->pwm[index] >> 8) & 0xff; + out1 =3D s->pwm[index] & 0xff; + break; + case MAX31790_REG_PWM_TARGET_DUTY_CYCLE_LSB(0): + case MAX31790_REG_PWM_TARGET_DUTY_CYCLE_LSB(1): + case MAX31790_REG_PWM_TARGET_DUTY_CYCLE_LSB(2): + case MAX31790_REG_PWM_TARGET_DUTY_CYCLE_LSB(3): + case MAX31790_REG_PWM_TARGET_DUTY_CYCLE_LSB(4): + case MAX31790_REG_PWM_TARGET_DUTY_CYCLE_LSB(5): + index =3D (s->pointer - MAX31790_REG_PWM_TARGET_DUTY_CYCLE_LSB(0)) / 2; + out0 =3D s->pwm[index] & 0xff; + break; + case MAX31790_REG_TACH_TARGET_COUNT_MSB(0): + case MAX31790_REG_TACH_TARGET_COUNT_MSB(1): + case MAX31790_REG_TACH_TARGET_COUNT_MSB(2): + case MAX31790_REG_TACH_TARGET_COUNT_MSB(3): + case MAX31790_REG_TACH_TARGET_COUNT_MSB(4): + case MAX31790_REG_TACH_TARGET_COUNT_MSB(5): + index =3D (s->pointer - MAX31790_REG_TACH_TARGET_COUNT_MSB(0)) / 2; + out0 =3D (s->tach_target[index] >> 8) & 0xff; + out1 =3D s->tach_target[index] & 0xff; + break; + case MAX31790_REG_TACH_TARGET_COUNT_LSB(0): + case MAX31790_REG_TACH_TARGET_COUNT_LSB(1): + case MAX31790_REG_TACH_TARGET_COUNT_LSB(2): + case MAX31790_REG_TACH_TARGET_COUNT_LSB(3): + case MAX31790_REG_TACH_TARGET_COUNT_LSB(4): + case MAX31790_REG_TACH_TARGET_COUNT_LSB(5): + index =3D (s->pointer - MAX31790_REG_TACH_TARGET_COUNT_LSB(0)) / 2; + out0 =3D s->tach_target[index] & 0xff; + break; + default: + qemu_log_mask(LOG_UNIMP, "%s: read of register %d", __func__, s->point= er); + break; + } + + s->outbuf[0] =3D out0; + s->outbuf[1] =3D out1; +} + +static void max31790_set_rpm(MAX31790State *s, size_t index, uint16_t rpm) +{ + /* datasheet: lowest 5 bits are 0 */ + s->rpm[index] =3D rpm & ~0b11111; +} + +static void max31790_pwm_write(MAX31790State *s, size_t index, uint16_t va= lue) +{ + trace_max31790_pwm_write(s->i2c.address, index, value); + + s->pwm[index] =3D value; + + /* change rpm based on pwm input */ + const uint16_t pwm_no_reserve =3D s->pwm[index] >> 7; + + /* + * This formula has magic values which model the relationship + * of PWM input to a fan. Not derived from datasheet. + */ + max31790_set_rpm(s, index, 0x1000 + (pwm_no_reserve << 3)); +} + +static void max31790_write_2_byte(MAX31790State *s) +{ + size_t index =3D 0; + const uint8_t value0 =3D s->buf[0]; + const uint8_t value1 =3D s->buf[1]; + switch (s->pointer) { + case MAX31790_REG_FAN_CONFIG(0): + case MAX31790_REG_FAN_CONFIG(1): + case MAX31790_REG_FAN_CONFIG(2): + case MAX31790_REG_FAN_CONFIG(3): + case MAX31790_REG_FAN_CONFIG(4): + case MAX31790_REG_FAN_CONFIG(5): + break; /* handled by one byte write */ + case MAX31790_REG_FAN_DYNAMICS(0): + case MAX31790_REG_FAN_DYNAMICS(1): + case MAX31790_REG_FAN_DYNAMICS(2): + case MAX31790_REG_FAN_DYNAMICS(3): + case MAX31790_REG_FAN_DYNAMICS(4): + case MAX31790_REG_FAN_DYNAMICS(5): + break; /* handled by one byte write */ + case MAX31790_REG_PWM_TARGET_DUTY_CYCLE_MSB(0): + case MAX31790_REG_PWM_TARGET_DUTY_CYCLE_MSB(1): + case MAX31790_REG_PWM_TARGET_DUTY_CYCLE_MSB(2): + case MAX31790_REG_PWM_TARGET_DUTY_CYCLE_MSB(3): + case MAX31790_REG_PWM_TARGET_DUTY_CYCLE_MSB(4): + case MAX31790_REG_PWM_TARGET_DUTY_CYCLE_MSB(5): + index =3D (s->pointer - MAX31790_REG_PWM_TARGET_DUTY_CYCLE_MSB(0)) / 2; + max31790_pwm_write(s, index, value0 << 8 | value1); + break; + case MAX31790_REG_TACH_TARGET_COUNT_MSB(0): + case MAX31790_REG_TACH_TARGET_COUNT_MSB(1): + case MAX31790_REG_TACH_TARGET_COUNT_MSB(2): + case MAX31790_REG_TACH_TARGET_COUNT_MSB(3): + case MAX31790_REG_TACH_TARGET_COUNT_MSB(4): + case MAX31790_REG_TACH_TARGET_COUNT_MSB(5): + index =3D (s->pointer - MAX31790_REG_TACH_TARGET_COUNT_MSB(0)) / 2; + s->tach_target[index] =3D (value0 << 8) | value1; + break; + default: + qemu_log_mask(LOG_UNIMP, "%s: write to register %d", __func__, s->poin= ter); + break; + } +} + +static void max31790_write_1_byte(MAX31790State *s) +{ + + size_t index =3D 0; + uint16_t pwm =3D 0; + const uint8_t value =3D s->buf[0]; + switch (s->pointer) { + case MAX31790_REG_FAN_CONFIG(0): + case MAX31790_REG_FAN_CONFIG(1): + case MAX31790_REG_FAN_CONFIG(2): + case MAX31790_REG_FAN_CONFIG(3): + case MAX31790_REG_FAN_CONFIG(4): + case MAX31790_REG_FAN_CONFIG(5): + s->fan_config[s->pointer - MAX31790_REG_FAN_CONFIG(0)] =3D value; + break; + case MAX31790_REG_FAN_DYNAMICS(0): + case MAX31790_REG_FAN_DYNAMICS(1): + case MAX31790_REG_FAN_DYNAMICS(2): + case MAX31790_REG_FAN_DYNAMICS(3): + case MAX31790_REG_FAN_DYNAMICS(4): + case MAX31790_REG_FAN_DYNAMICS(5): + s->fan_dynamics[s->pointer - MAX31790_REG_FAN_DYNAMICS(0)] =3D value; + break; + case MAX31790_REG_PWM_TARGET_DUTY_CYCLE_MSB(0): + case MAX31790_REG_PWM_TARGET_DUTY_CYCLE_MSB(1): + case MAX31790_REG_PWM_TARGET_DUTY_CYCLE_MSB(2): + case MAX31790_REG_PWM_TARGET_DUTY_CYCLE_MSB(3): + case MAX31790_REG_PWM_TARGET_DUTY_CYCLE_MSB(4): + case MAX31790_REG_PWM_TARGET_DUTY_CYCLE_MSB(5): + index =3D (s->pointer - MAX31790_REG_PWM_TARGET_DUTY_CYCLE_MSB(0)) / 2; + pwm =3D (value << 8) | (s->pwm[index] & 0x00ff); + max31790_pwm_write(s, index, pwm); + break; + case MAX31790_REG_PWM_TARGET_DUTY_CYCLE_LSB(0): + case MAX31790_REG_PWM_TARGET_DUTY_CYCLE_LSB(1): + case MAX31790_REG_PWM_TARGET_DUTY_CYCLE_LSB(2): + case MAX31790_REG_PWM_TARGET_DUTY_CYCLE_LSB(3): + case MAX31790_REG_PWM_TARGET_DUTY_CYCLE_LSB(4): + case MAX31790_REG_PWM_TARGET_DUTY_CYCLE_LSB(5): + index =3D (s->pointer - MAX31790_REG_PWM_TARGET_DUTY_CYCLE_LSB(0)) / 2; + pwm =3D (s->pwm[index] & 0xff00) | (value & 0x00ff); + max31790_pwm_write(s, index, pwm); + break; + case MAX31790_REG_TACH_TARGET_COUNT_MSB(0): + case MAX31790_REG_TACH_TARGET_COUNT_MSB(1): + case MAX31790_REG_TACH_TARGET_COUNT_MSB(2): + case MAX31790_REG_TACH_TARGET_COUNT_MSB(3): + case MAX31790_REG_TACH_TARGET_COUNT_MSB(4): + case MAX31790_REG_TACH_TARGET_COUNT_MSB(5): + index =3D (s->pointer - MAX31790_REG_TACH_TARGET_COUNT_MSB(0)) / 2; + s->tach_target[index] =3D (s->tach_target[index] & 0x00ff) | (value <<= 8); + break; + case MAX31790_REG_TACH_TARGET_COUNT_LSB(0): + case MAX31790_REG_TACH_TARGET_COUNT_LSB(1): + case MAX31790_REG_TACH_TARGET_COUNT_LSB(2): + case MAX31790_REG_TACH_TARGET_COUNT_LSB(3): + case MAX31790_REG_TACH_TARGET_COUNT_LSB(4): + case MAX31790_REG_TACH_TARGET_COUNT_LSB(5): + index =3D (s->pointer - MAX31790_REG_TACH_TARGET_COUNT_LSB(0)) / 2; + s->tach_target[index] =3D (s->tach_target[index] & 0xff00) | value; + break; + default: + qemu_log_mask(LOG_UNIMP, "%s: write to register %d", __func__, s->poin= ter); + break; + } +} + +static int max31790_send(I2CSlave *i2c, uint8_t data) +{ + MAX31790State *s =3D MAX31790(i2c); + + trace_max31790_send(s->i2c.address, data); + + if (s->len =3D=3D 0) { + /* first byte is the register pointer for a read / write operation */ + s->pointer =3D data; + s->len++; + return 0; + } + + if (s->len > 2) { + qemu_log_mask(LOG_GUEST_ERROR, "%s: write too many bytes", __func__); + return 1; /* NAK */ + } + + /* second / third byte is the data to write */ + s->buf[s->len - 1] =3D data; + s->len++; + + if (s->len =3D=3D 2) { + max31790_write_1_byte(s); + } else if (s->len =3D=3D 3) { + max31790_write_2_byte(s); + } + + return 0; +} + +static uint8_t max31790_recv(I2CSlave *i2c) +{ + MAX31790State *s =3D MAX31790(i2c); + trace_max31790_recv(s->i2c.address, s->pointer); + + max31790_read(s); + s->len =3D 0; + + if (s->outlen >=3D 2) { + /* error */ + s->outlen =3D 0; + } + + const uint8_t data =3D s->outbuf[s->outlen++]; + + trace_max31790_recv_return(s->i2c.address, data); + return data; +} + +static int max31790_event(I2CSlave *i2c, enum i2c_event event) +{ + MAX31790State *s =3D MAX31790(i2c); + + trace_max31790_event(s->i2c.address, event); + + switch (event) { + case I2C_START_RECV: + s->outlen =3D 0; + break; + case I2C_START_SEND: + s->len =3D 0; + break; + default: + break; + } + + return 0; +} + +static const VMStateDescription vmstate_max31790 =3D { + .name =3D TYPE_MAX31790, + .version_id =3D 0, + .minimum_version_id =3D 0, + .fields =3D (const VMStateField[]){ + VMSTATE_UINT8(len, MAX31790State), + VMSTATE_UINT8_ARRAY(fan_config, MAX31790State, MAX31790_NUM_FANS), + VMSTATE_UINT8_ARRAY(fan_dynamics, MAX31790State, MAX31790_NUM_FANS= ), + VMSTATE_UINT16_ARRAY(pwm, MAX31790State, MAX31790_NUM_FANS), + VMSTATE_UINT16_ARRAY(tach_target, MAX31790State, MAX31790_NUM_FANS= ), + VMSTATE_UINT16_ARRAY(rpm, MAX31790State, MAX31790_NUM_TACHS), + VMSTATE_UINT8_ARRAY(buf, MAX31790State, 2), + VMSTATE_UINT8(outlen, MAX31790State), + VMSTATE_UINT8_ARRAY(outbuf, MAX31790State, 2), + VMSTATE_UINT8(pointer, MAX31790State), + VMSTATE_I2C_SLAVE(i2c, MAX31790State), VMSTATE_END_OF_LIST()} +}; + +static void max31790_init(Object *obj) { /* Nothing to do */ } + +static void max31790_reset(I2CSlave *i2c) +{ + MAX31790State *s =3D MAX31790(i2c); + + for (int i =3D 0; i < MAX31790_NUM_FANS; i++) { + /* POR-State 0b 0XX0 0000 */ + s->fan_config[i] =3D 0b00000000; + + /* same as POR-State */ + s->tach_target[i] =3D 0b0011110000000000; + + /* same as POR-State */ + s->fan_dynamics[i] =3D 0b01001100; + + s->pwm[i] =3D 0; + } + + for (int i =3D 0; i < MAX31790_NUM_TACHS; i++) { + max31790_set_rpm(s, i, 0x4444); + } +} + +static void max31790_realize(DeviceState *dev, Error **errp) +{ + MAX31790State *s =3D MAX31790(dev); + + trace_max31790_realize(s->i2c.address); + + max31790_reset(&s->i2c); +} + +static void max31790_class_init(ObjectClass *klass, const void *data) +{ + DeviceClass *dc =3D DEVICE_CLASS(klass); + I2CSlaveClass *k =3D I2C_SLAVE_CLASS(klass); + + dc->realize =3D max31790_realize; + dc->desc =3D "Maxim MAX31790 6-Channel Fan Controller"; + dc->vmsd =3D &vmstate_max31790; + k->event =3D max31790_event; + k->recv =3D max31790_recv; + k->send =3D max31790_send; +} + +static const TypeInfo max31790_info =3D { + .name =3D TYPE_MAX31790, + .parent =3D TYPE_I2C_SLAVE, + .instance_size =3D sizeof(MAX31790State), + .class_size =3D sizeof(MAX31790Class), + .instance_init =3D max31790_init, + .class_init =3D max31790_class_init, +}; + +static void max31790_register_types(void) +{ + type_register_static(&max31790_info); +} + +type_init(max31790_register_types) diff --git a/hw/sensor/meson.build b/hw/sensor/meson.build index 420fdc3359..4987c3b253 100644 --- a/hw/sensor/meson.build +++ b/hw/sensor/meson.build @@ -8,3 +8,4 @@ system_ss.add(when: 'CONFIG_MAX34451', if_true: files('max3= 4451.c')) system_ss.add(when: 'CONFIG_LSM303DLHC_MAG', if_true: files('lsm303dlhc_ma= g.c')) system_ss.add(when: 'CONFIG_ISL_PMBUS_VR', if_true: files('isl_pmbus_vr.c'= )) system_ss.add(when: 'CONFIG_MAX31785', if_true: files('max31785.c')) +system_ss.add(when: 'CONFIG_MAX31790', if_true: files('max31790.c')) diff --git a/hw/sensor/trace-events b/hw/sensor/trace-events index a3fe54fa6d..c15c0a7e93 100644 --- a/hw/sensor/trace-events +++ b/hw/sensor/trace-events @@ -4,3 +4,11 @@ tmp105_read(uint8_t dev, uint8_t addr) "device: 0x%02x, addr: 0x%02x" tmp105_write(uint8_t dev, uint8_t addr) "device: 0x%02x, addr 0x%02x" tmp105_write_shutdown(uint8_t dev) "device: 0x%02x" + +# max31790.c +max31790_send(uint8_t i2c_addr, uint8_t send) "i2c_addr: 0x%02x, data: 0x%= 02x" +max31790_recv(uint8_t i2c_addr, uint8_t reg_addr) "i2c_addr: 0x%02x, reg_a= ddr: 0x%02x" +max31790_recv_return(uint8_t i2c_addr, uint8_t data) "i2c_addr: 0x%02x, re= turns: 0x%02x" +max31790_event(uint8_t i2c_addr, uint8_t event) "i2c_addr: 0x%02x, event: = 0x%02x" +max31790_realize(uint8_t i2c_addr) "i2c_addr: 0x%02x" +max31790_pwm_write(uint8_t i2c_addr, size_t index, uint16_t value) "i2c_ad= dr: 0x%02x, index: %zu, value: 0x%04x" diff --git a/include/hw/sensor/max31790.h b/include/hw/sensor/max31790.h new file mode 100644 index 0000000000..7ead420926 --- /dev/null +++ b/include/hw/sensor/max31790.h @@ -0,0 +1,7 @@ +// SPDX-License-Identifier: GPL-2.0-or-later +#ifndef QEMU_MAX31790_H +#define QEMU_MAX31790_H + +#define TYPE_MAX31790 "max31790" + +#endif diff --git a/tests/functional/arm/test_aspeed_fby4.py b/tests/functional/ar= m/test_aspeed_fby4.py index a3124c240f..d29423add7 100755 --- a/tests/functional/arm/test_aspeed_fby4.py +++ b/tests/functional/arm/test_aspeed_fby4.py @@ -7,6 +7,8 @@ from qemu_test import Asset from aspeed import AspeedTest =20 +from qemu_test import wait_for_console_pattern, exec_command +from qemu_test import exec_command_and_wait_for_pattern =20 class YosemiteV4Machine(AspeedTest): =20 @@ -33,6 +35,22 @@ def do_test_arm_aspeed_openbmc_no_network(self, machine,= image, uboot, # different from the other machines. self.wait_for_console_pattern('yosemite4 login:') =20 + # perform login + exec_command_and_wait_for_pattern(self, + "root", "Password:"); + + exec_command_and_wait_for_pattern(self, "0penBmc", "#"); + + # MAX31790 test + exec_command_and_wait_for_pattern(self, + "cat /sys/class/hwmon/hwmon2/name", "max31790"); + exec_command_and_wait_for_pattern(self, + "cat /sys/class/hwmon/hwmon2/fan1_input", "4530"); + exec_command_and_wait_for_pattern(self, + "cat /sys/class/hwmon/hwmon2/fan1_enable", "1"); + exec_command_and_wait_for_pattern(self, + "cat /sys/class/hwmon/hwmon2/fan1_fault", "0"); + def test_arm_ast2600_yosemitev4_openbmc(self): image_path =3D self.uncompress(self.ASSET_YOSEMITE_V4_FLASH) =20 --=20 2.54.0 From nobody Wed Jun 10 07:50:53 2026 Delivered-To: importer@patchew.org Authentication-Results: mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=pass(p=quarantine dis=none) header.from=9elements.com ARC-Seal: i=1; a=rsa-sha256; t=1778581434; cv=none; d=zohomail.com; s=zohoarc; b=iAlLrFYtp2wTge3ivasjBE0sJFq4nDhnI5TzC8AF4qDT11/IJWpMHmXsDndS39iIjF9YR/rue2TNQa7Z/vuJ9ZsgU1QTuK5n9TZ+iNu6+j0a23M7eGXRaaZ8uUxWxZf855F7kubuiUgUhiEnJSt+jL8yF4mmwJEYFwULHPt371g= ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=zohomail.com; s=zohoarc; t=1778581434; h=Content-Type:Content-Transfer-Encoding:Cc:Cc:Date:Date:From:From:In-Reply-To:List-Subscribe:List-Post:List-Id:List-Archive:List-Help:List-Unsubscribe:MIME-Version:Message-ID:References:Sender:Subject:Subject:To:To:Message-Id:Reply-To; bh=7by3vB6y9QKB29FL9RI+9FxR9o6JZL1oeICSnYGeLyI=; b=OngqHVQQ8KPIyHFTPAFOerKVlMLp6KfAuh3F9zSXCjSguJWyrxqyca8rVuqZSR0jEbHmlZFlVwwdcYMl7dFkVaE3+6sLZis6q7TBxomYA8zz7+IJKAm6H8VD+tXUt+ypqYJcjjUnzjcDnTSRWeeVUPtirsD5qZ4LC32Z6pBGhIc= ARC-Authentication-Results: i=1; mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=pass header.from= (p=quarantine dis=none) Return-Path: Received: from lists1p.gnu.org (lists1p.gnu.org [209.51.188.17]) by mx.zohomail.com with SMTPS id 1778581434675231.20446406793133; Tue, 12 May 2026 03:23:54 -0700 (PDT) Received: from localhost ([::1] helo=lists1p.gnu.org) by lists1p.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1wMkGQ-0003YP-0S; Tue, 12 May 2026 06:22:58 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1wMkGM-0003WP-EX for qemu-devel@nongnu.org; Tue, 12 May 2026 06:22:55 -0400 Received: from mail-wr1-x433.google.com ([2a00:1450:4864:20::433]) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1wMkGJ-0001zu-GH for qemu-devel@nongnu.org; Tue, 12 May 2026 06:22:54 -0400 Received: by mail-wr1-x433.google.com with SMTP id ffacd0b85a97d-44985f4ab0fso3068564f8f.0 for ; Tue, 12 May 2026 03:22:51 -0700 (PDT) Received: from alexanderarchlinux ([188.111.3.154]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-4548e6a68ebsm29991198f8f.1.2026.05.12.03.22.48 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 12 May 2026 03:22:49 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=9elements.com; s=google; t=1778581370; x=1779186170; darn=nongnu.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=7by3vB6y9QKB29FL9RI+9FxR9o6JZL1oeICSnYGeLyI=; b=HJVXaWTAY10sXEx4NE2p3gBnaPX2DSnT9c7Rxof1+QEp00xWqHBJUcvZZQHZ9pANDw z9erS/SNW6O8gc0AdOAQIJBmQW0Sz6SPgYDb5RAN40HKMcnyFlc7UF+l2FYc53t7M0L9 Xw2A+4fNQtdqyBRcNTiwKmfp2GOMJdALpC/xXli2GAslw6QmeBJfoqZooQkktqgMjiX1 UR+PpgYQ3LzLIhpZJ/mQNvhrBAsW6Y+UJNiMbjEwCj4rvi78M7OopKgViMUdKIpZ5O1M RKHlw9J0aCpv2HnTRVhyFYPdmZ43glL3++So9jKbWRwuOuzD6mieD1pD1lWohD+eU1jN wcrA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1778581370; x=1779186170; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=7by3vB6y9QKB29FL9RI+9FxR9o6JZL1oeICSnYGeLyI=; b=DzbYxs+m58Gg/7vrDTiVNFicnuFWOiOHpFLv3kfqzQ1MxNIF/8tk1cLJ4Ffj5apyOe 9WNaFDh5uuSbd5s1Ee0aZhOjjdQJ0j7tvyxQGpTjfcOzGe7XtBcAuvQowKUgCHg6BVkY 2EwvlulBW1+zpC0RgEX2ysnaH4Rx+o6Bq4zyAzbzahb97AXukuC2/Y+TAnTG14FR+x2e POvCGCLQVHL/M6JpSmuzQNHmHx6oGtOvdmjH4lMAOZSIihL1ESPocCKWiTfsEmzyK+AU peGYPeMRq/NSubp3kdHaceKRPetBDpR93UFNarK9Pqv59qVMmcilX4r/JCsDLfKjZmh+ 697A== X-Gm-Message-State: AOJu0YwWes2qEf/Z6gKxEAOKc5M2ojkg7ZNB1KFsVsk07tcKjo7HhOyx pdMXoKOtSpPCuVGCsyF3U4I9G0++hDgTltzvMrLWnzfPrHJ64IcGJ67FqNAjH2/DXiS4QJbe0g2 bB8JpWh0= X-Gm-Gg: Acq92OFvOW9u4hL4YaY3xzRBoQgLzEKq9h36ZjZ9C++6sqpPqK/CoMKbtSmWgWrXb4G Cg7EskoCal2LtLFB9Phsct6GBc4cOWu/tJOUtMxga3NT/8czUVD2p3YSPvd4v7hlFu/Dsiw/fVk 9A8pnxtgf5T/TxjbXW+D6mTQUTU4kEGFtH1/KPUB2NEAZXNABvbuQsU4d/bxK4lQG6I4EewS1W6 tpQAtpE4xquPdMcWJXrLImW7Dsu4AFjfb8DISLVu5SwfgiidpwMMKkwvZrROTD9qkOSgHaTpMsM nQtRoJ7EU8qd5xROPYDuEq6R0d3VGx6C0O5McM3b2G0N4qIcsfVykN4piDUBI3dHPLHB4hIF1Nq c4xmrta/ZIRZMpIfUj78TvzTzr349J8JOk9RSmcJ5jrtVwbVnRTerVpOSd4+rlwv0p/eVC7SJTk L6VI4XSqsagYgsv5mv3ugzB1ZE2w/CCEYEn+oF3TnWceBHKc8POZ6FIQo= X-Received: by 2002:a05:6000:24c2:b0:45a:e3dd:5869 with SMTP id ffacd0b85a97d-45b13e55d7bmr3261030f8f.30.1778581369609; Tue, 12 May 2026 03:22:49 -0700 (PDT) From: Alexander Hansen To: qemu-devel@nongnu.org Cc: Alexander Hansen , Titus Rwantare , =?UTF-8?q?C=C3=A9dric=20Le=20Goater?= , =?UTF-8?q?Philippe=20Mathieu-Daud=C3=A9?= , Paolo Bonzini , Peter Maydell , qemu-arm@nongnu.org, Steven Lee , Troy Lee , Jamin Lin , Kane Chen , Andrew Jeffery , Joel Stanley Subject: [PATCH v3 4/5] hw/sensor: support MAX11615 Date: Tue, 12 May 2026 12:20:39 +0200 Message-ID: <20260512102157.176511-5-alexander.hansen@9elements.com> X-Mailer: git-send-email 2.54.0 In-Reply-To: <20260512102157.176511-1-alexander.hansen@9elements.com> References: <20260512102157.176511-1-alexander.hansen@9elements.com> MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Received-SPF: pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; envelope-from=qemu-devel-bounces+importer=patchew.org@nongnu.org; helo=lists1p.gnu.org; Received-SPF: pass client-ip=2a00:1450:4864:20::433; envelope-from=alexander.hansen@9elements.com; helo=mail-wr1-x433.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=unavailable autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: qemu development List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+importer=patchew.org@nongnu.org Sender: qemu-devel-bounces+importer=patchew.org@nongnu.org X-ZohoMail-DKIM: pass (identity @9elements.com) X-ZM-MESSAGEID: 1778581435474158500 Product: [1] Datasheet: [2] Sensor readings can be provided upon creation of the device. In case no readings are provided the ADC reads a pre-defined arbitrary value. root@yosemite4:~# cat /sys/bus/iio/devices/iio:device2/name max11615 root@yosemite4:~# cat /sys/bus/iio/devices/iio:device2/in_voltage0_raw 1922 root@yosemite4:~# cat /sys/bus/iio/devices/iio:device2/in_voltage_scale 0.500000000 trace: less /tmp/qemu-trace.log | grep -i max116 max11615_realize i2c_addr: 0x33 max11615_realize i2c_addr: 0x33 max11615_event i2c_addr: 0x33, event: 0x01 max11615_write_setup i2c_addr: 0x33, data: 0xd2 max11615_write_config i2c_addr: 0x33, data: 0x0f max11615_event i2c_addr: 0x33, event: 0x03 max11615_event i2c_addr: 0x33, event: 0x01 max11615_write_setup i2c_addr: 0x33, data: 0xd2 max11615_write_config i2c_addr: 0x33, data: 0x0f max11615_event i2c_addr: 0x33, event: 0x03 max11615_event i2c_addr: 0x33, event: 0x01 max11615_write_setup i2c_addr: 0x33, data: 0xd2 max11615_write_config i2c_addr: 0x33, data: 0x61 max11615_event i2c_addr: 0x33, event: 0x03 max11615_event i2c_addr: 0x33, event: 0x00 max11615_recv i2c_addr: 0x33, reg_addr: 0x00 max11615_recv_return i2c_addr: 0x33, returns: 0xfa max11615_recv i2c_addr: 0x33, reg_addr: 0x00 max11615_recv_return i2c_addr: 0x33, returns: 0xd2 max11615_event i2c_addr: 0x33, event: 0x04 max11615_event i2c_addr: 0x33, event: 0x03 References: [1] https://www.analog.com/en/products/MAX11615.html [2] https://www.analog.com/media/en/technical-documentation/data-sheets/MAX= 11612-MAX11617.pdf Cc: Titus Rwantare Cc: "C=C3=A9dric Le Goater" (maintainer:ASPEED BMCs) Cc: "Philippe Mathieu-Daud=C3=A9" (odd fixer:Overall se= nsors) Cc: Paolo Bonzini (maintainer:Kconfig) Cc: Peter Maydell (supporter:ARM TCG CPUs) Cc: qemu-devel@nongnu.org (open list:All patches CC here) Cc: qemu-arm@nongnu.org (open list:ARM TCG CPUs) Signed-off-by: Alexander Hansen --- MAINTAINERS | 1 + hw/arm/Kconfig | 1 + hw/arm/aspeed_ast2600_fby4.c | 8 +- hw/sensor/Kconfig | 4 + hw/sensor/max11615.c | 202 +++++++++++++++++++++++ hw/sensor/meson.build | 1 + hw/sensor/trace-events | 8 + include/hw/sensor/max11615.h | 20 +++ tests/functional/arm/test_aspeed_fby4.py | 8 + 9 files changed, 252 insertions(+), 1 deletion(-) create mode 100644 hw/sensor/max11615.c create mode 100644 include/hw/sensor/max11615.h diff --git a/MAINTAINERS b/MAINTAINERS index 9c991f8e70..a9c88996a2 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -3981,6 +3981,7 @@ S: Maintained F: hw/i2c/pmbus_device.c F: hw/sensor/adm1272.c F: hw/sensor/isl_pmbus_vr.c +F: hw/sensor/max11615.c F: hw/sensor/max31790.c F: hw/sensor/max34451.c F: include/hw/i2c/pmbus_device.h diff --git a/hw/arm/Kconfig b/hw/arm/Kconfig index 99864eb878..76a7d327a9 100644 --- a/hw/arm/Kconfig +++ b/hw/arm/Kconfig @@ -553,6 +553,7 @@ config ASPEED_SOC select PMBUS select MAX31785 select MAX31790 + select MAX11615 select FSI_APB2OPB_ASPEED select AT24C select PCI_EXPRESS diff --git a/hw/arm/aspeed_ast2600_fby4.c b/hw/arm/aspeed_ast2600_fby4.c index a7c2dc09ea..036f5b9e38 100644 --- a/hw/arm/aspeed_ast2600_fby4.c +++ b/hw/arm/aspeed_ast2600_fby4.c @@ -12,6 +12,7 @@ #include "hw/arm/aspeed_soc.h" #include "hw/nvram/eeprom_at24c.h" #include "hw/sensor/max31790.h" +#include "hw/sensor/max11615.h" #include "hw/i2c/i2c_mux_pca954x.h" #include "hw/gpio/pca9552.h" =20 @@ -186,7 +187,12 @@ static void fby4_i2c_init_fanboard(I2CSlave *fan_mux, = size_t eepromSize) i2c_slave_create_simple(bus, TYPE_MAX31790, 0x2f); =20 /* maxim,max11615 @ 0x33 (adc) */ - /* TODO */ + static const uint16_t adc_values[8] =3D { + 0b011110000010, 0b010100011000, + 0b001000110100, 0b100000101001, + 0b011110000010, 0b010100011000, + 0b001000110100, 0b100000101001}; + max11615_init_with_values(bus, 0x33, adc_values, 8); =20 at24c_eeprom_init_rom( bus, 0x52, eepromSize, diff --git a/hw/sensor/Kconfig b/hw/sensor/Kconfig index ece2f2b167..84eede9d84 100644 --- a/hw/sensor/Kconfig +++ b/hw/sensor/Kconfig @@ -47,3 +47,7 @@ config MAX31785 config MAX31790 bool depends on PMBUS + +config MAX11615 + bool + depends on I2C diff --git a/hw/sensor/max11615.c b/hw/sensor/max11615.c new file mode 100644 index 0000000000..7950e00e33 --- /dev/null +++ b/hw/sensor/max11615.c @@ -0,0 +1,202 @@ +/* + * Maxim MAX11615 Low-Power 12 bit ADC + * Models MAX11612,MAX11613,MAX11614,MAX11615,MAX11616,MAX11617 + * + * Datasheet: + * https://www.analog.com/media/en/technical-documentation/data-sheets/MAX= 11612-MAX11617.pdf + * + * Copyright 2026 9elements + * + * SPDX-License-Identifier: GPL-2.0-or-later + */ + +#include "qemu/osdep.h" +#include "hw/i2c/i2c.h" +#include "migration/vmstate.h" +#include "qapi/error.h" +#include "qapi/visitor.h" +#include "qemu/log.h" +#include "qemu/module.h" +#include "trace.h" +#include "hw/sensor/max11615.h" + +#define MAX11615_NUM_CHANNELS 8 + +struct MAX11615State { + I2CSlave i2c; + + uint16_t channels[MAX11615_NUM_CHANNELS]; + + /* output buffer */ + uint8_t outlen; + uint8_t outbuf[2]; + + /* selected channel for read/write operation */ + uint8_t pointer; +}; + +struct MAX11615Class { + I2CSlaveClass parent_class; +}; + +OBJECT_DECLARE_TYPE(MAX11615State, MAX11615Class, MAX11615) + +static void max11615_read(MAX11615State *s) +{ + /* read an ADC channel, first 4 bits must be high */ + uint8_t msb =3D s->channels[s->pointer] >> 8; + uint8_t lsb =3D s->channels[s->pointer] & 0xff; + s->outbuf[0] =3D 0b11110000 | (msb & 0b00001111); + s->outbuf[1] =3D lsb; +} + +static void max11615_write_config_byte(MAX11615State *s, uint8_t data) +{ + trace_max11615_write_config(s->i2c.address, data); + + uint8_t channelSelect =3D (data >> 1) & 0b1111; + + /* Table 3. Channel Selection (AIN0 ... AIN11) */ + if (channelSelect > 11) { + qemu_log_mask(LOG_GUEST_ERROR, "%s: invalid channel select", __fun= c__); + channelSelect =3D 11; + } + s->pointer =3D channelSelect; +} + +static void max11615_write_setup_byte(MAX11615State *s, uint8_t data) +{ + trace_max11615_write_setup(s->i2c.address, data); + /* we ignore the setup byte, not implemented */ +} + +static int max11615_send(I2CSlave *i2c, uint8_t data) +{ + MAX11615State *s =3D MAX11615(i2c); + const uint8_t msb =3D (data >> 7) & 0b1; + + if (msb) { + max11615_write_setup_byte(s, data); + } else { + max11615_write_config_byte(s, data); + } + + s->outlen =3D 0; + return 0; +} + +static uint8_t max11615_recv(I2CSlave *i2c) +{ + MAX11615State *s =3D MAX11615(i2c); + trace_max11615_recv(s->i2c.address, s->pointer); + + max11615_read(s); + + if (s->outlen >=3D 2) { + qemu_log_mask(LOG_GUEST_ERROR, "%s: too many bytes read", __func__= ); + s->outlen =3D 0; + } + + const uint8_t data =3D s->outbuf[s->outlen++]; + + trace_max11615_recv_return(s->i2c.address, data); + return data; +} + +static int max11615_event(I2CSlave *i2c, enum i2c_event event) +{ + MAX11615State *s =3D MAX11615(i2c); + + trace_max11615_event(s->i2c.address, event); + + switch (event) { + case I2C_START_RECV: + s->outlen =3D 0; + break; + default: + break; + } + + return 0; +} + +static const VMStateDescription vmstate_max11615 =3D { + .name =3D TYPE_MAX11615, + .version_id =3D 0, + .minimum_version_id =3D 0, + .fields =3D (const VMStateField[]){ + VMSTATE_UINT16_ARRAY(channels, MAX11615State, MAX11615_NUM_CHANNEL= S), + VMSTATE_UINT8(outlen, MAX11615State), + VMSTATE_UINT8_ARRAY(outbuf, MAX11615State, 2), + VMSTATE_UINT8(pointer, MAX11615State), + VMSTATE_I2C_SLAVE(i2c, MAX11615State), + VMSTATE_END_OF_LIST() + } +}; + +static void max11615_init(Object *obj) +{ + /* Nothing to do */ +} + +I2CSlave *max11615_init_with_values(I2CBus *bus, uint8_t address, + const uint16_t *init_values, uint32_t init_values_size) +{ + MAX11615State *s; + + s =3D MAX11615(i2c_slave_new(TYPE_MAX11615, address)); + + for (int i =3D 0; i < MAX11615_NUM_CHANNELS && i < init_values_size; i= ++) { + + /* arbitrary value */ + uint16_t value =3D 0b0000101011010010; + + if (i < init_values_size) { + value =3D init_values[i]; + } + s->channels[i] =3D value; + } + + i2c_slave_realize_and_unref(I2C_SLAVE(s), bus, &error_abort); + + return I2C_SLAVE(s); +} + +static void max11615_realize(DeviceState *dev, Error **errp) +{ + MAX11615State *s =3D MAX11615(dev); + + trace_max11615_realize(s->i2c.address); + + s->pointer =3D 0; + s->outlen =3D 0; +} + +static void max11615_class_init(ObjectClass *klass, const void *data) +{ + DeviceClass *dc =3D DEVICE_CLASS(klass); + I2CSlaveClass *k =3D I2C_SLAVE_CLASS(klass); + + dc->realize =3D max11615_realize; + dc->desc =3D "Maxim MAX11615 12-bit ADC"; + dc->vmsd =3D &vmstate_max11615; + k->event =3D max11615_event; + k->recv =3D max11615_recv; + k->send =3D max11615_send; +} + +static const TypeInfo max31790_info =3D { + .name =3D TYPE_MAX11615, + .parent =3D TYPE_I2C_SLAVE, + .instance_size =3D sizeof(MAX11615State), + .class_size =3D sizeof(MAX11615Class), + .instance_init =3D max11615_init, + .class_init =3D max11615_class_init, +}; + +static void max31790_register_types(void) +{ + type_register_static(&max31790_info); +} + +type_init(max31790_register_types) diff --git a/hw/sensor/meson.build b/hw/sensor/meson.build index 4987c3b253..a1e26604fa 100644 --- a/hw/sensor/meson.build +++ b/hw/sensor/meson.build @@ -9,3 +9,4 @@ system_ss.add(when: 'CONFIG_LSM303DLHC_MAG', if_true: files= ('lsm303dlhc_mag.c')) system_ss.add(when: 'CONFIG_ISL_PMBUS_VR', if_true: files('isl_pmbus_vr.c'= )) system_ss.add(when: 'CONFIG_MAX31785', if_true: files('max31785.c')) system_ss.add(when: 'CONFIG_MAX31790', if_true: files('max31790.c')) +system_ss.add(when: 'CONFIG_MAX11615', if_true: files('max11615.c')) diff --git a/hw/sensor/trace-events b/hw/sensor/trace-events index c15c0a7e93..3fed979e85 100644 --- a/hw/sensor/trace-events +++ b/hw/sensor/trace-events @@ -12,3 +12,11 @@ max31790_recv_return(uint8_t i2c_addr, uint8_t data) "i2= c_addr: 0x%02x, returns: max31790_event(uint8_t i2c_addr, uint8_t event) "i2c_addr: 0x%02x, event: = 0x%02x" max31790_realize(uint8_t i2c_addr) "i2c_addr: 0x%02x" max31790_pwm_write(uint8_t i2c_addr, size_t index, uint16_t value) "i2c_ad= dr: 0x%02x, index: %zu, value: 0x%04x" + +# max11615.c +max11615_write_setup(uint8_t i2c_addr, uint8_t send) "i2c_addr: 0x%02x, da= ta: 0x%02x" +max11615_write_config(uint8_t i2c_addr, uint8_t send) "i2c_addr: 0x%02x, d= ata: 0x%02x" +max11615_recv(uint8_t i2c_addr, uint8_t reg_addr) "i2c_addr: 0x%02x, reg_a= ddr: 0x%02x" +max11615_recv_return(uint8_t i2c_addr, uint8_t data) "i2c_addr: 0x%02x, re= turns: 0x%02x" +max11615_event(uint8_t i2c_addr, uint8_t event) "i2c_addr: 0x%02x, event: = 0x%02x" +max11615_realize(uint8_t i2c_addr) "i2c_addr: 0x%02x" diff --git a/include/hw/sensor/max11615.h b/include/hw/sensor/max11615.h new file mode 100644 index 0000000000..ccc0c9bc2e --- /dev/null +++ b/include/hw/sensor/max11615.h @@ -0,0 +1,20 @@ +// SPDX-License-Identifier: GPL-2.0-or-later +#ifndef QEMU_MAX11615_H +#define QEMU_MAX11615_H + +#include +#include "hw/i2c/i2c.h" + +#define TYPE_MAX11615 "max11615" + +/* + * Create and realize a MAX11615 ADC with constant caller-supplied readings + * @bus: I2C bus to put it on + * @address: I2C address + * @init_values: array of readings for each ADC channel + * @init_values_size: Size of @init_values, can be less than the number of= channels + */ +I2CSlave *max11615_init_with_values(I2CBus *bus, uint8_t address, + const uint16_t *init_values, uint32_t = init_values_size); + +#endif diff --git a/tests/functional/arm/test_aspeed_fby4.py b/tests/functional/ar= m/test_aspeed_fby4.py index d29423add7..319f1a7672 100755 --- a/tests/functional/arm/test_aspeed_fby4.py +++ b/tests/functional/arm/test_aspeed_fby4.py @@ -51,6 +51,14 @@ def do_test_arm_aspeed_openbmc_no_network(self, machine,= image, uboot, exec_command_and_wait_for_pattern(self, "cat /sys/class/hwmon/hwmon2/fan1_fault", "0"); =20 + # MAX11615 test + exec_command_and_wait_for_pattern(self, + "cat /sys/bus/iio/devices/iio:device2/name", "max11615"); + exec_command_and_wait_for_pattern(self, + "cat /sys/bus/iio/devices/iio:device2/in_voltage0_raw", "1922"= ); + exec_command_and_wait_for_pattern(self, + "cat /sys/bus/iio/devices/iio:device2/in_voltage_scale", "0.50= 0000000"); + def test_arm_ast2600_yosemitev4_openbmc(self): image_path =3D self.uncompress(self.ASSET_YOSEMITE_V4_FLASH) =20 --=20 2.54.0 From nobody Wed Jun 10 07:50:53 2026 Delivered-To: importer@patchew.org Authentication-Results: mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=pass(p=quarantine dis=none) header.from=9elements.com ARC-Seal: i=1; a=rsa-sha256; t=1778581423; cv=none; d=zohomail.com; s=zohoarc; b=E10uSL5IS26TjdSjV5BILgShdeJ1KXE5V7XnXLaci0WVaDIIYRa9GJaGiiyzNLXhXZAQgT6BbTJ7aMulmy/EwAq2jHiZrbi3+icGAwH4bRByLGh/61eLoqE6G0jUiZjLiAI/Vcflng7rCIb8Z7zu1IyBkioRGFZD835BPcR5S84= ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=zohomail.com; s=zohoarc; t=1778581423; h=Content-Type:Content-Transfer-Encoding:Cc:Cc:Date:Date:From:From:In-Reply-To:List-Subscribe:List-Post:List-Id:List-Archive:List-Help:List-Unsubscribe:MIME-Version:Message-ID:References:Sender:Subject:Subject:To:To:Message-Id:Reply-To; bh=3o3gQsqhrYAgA1C2/lEYr62ZnWR+ftMZulsrSsiK4Sg=; b=c3VbVepxbT9oKL6AASPRFRoTcbOX6Qp3gExUd8Ux72rCweGxHdURP52qtx6exP+nwZDCD87ZGkhLaqonqgEgo7FbpwnyEs4FawEDZT8+z1HTEMCmg0/ouna/f3LbpaUwq/EY1O3I3RgvvxHXnlio9H+4FoDuzNYUjYc6v4oE3Ts= ARC-Authentication-Results: i=1; mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=pass header.from= (p=quarantine dis=none) Return-Path: Received: from lists1p.gnu.org (lists1p.gnu.org [209.51.188.17]) by mx.zohomail.com with SMTPS id 177858142379880.31130492017769; Tue, 12 May 2026 03:23:43 -0700 (PDT) Received: from localhost ([::1] helo=lists1p.gnu.org) by lists1p.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1wMkGg-0003is-OL; Tue, 12 May 2026 06:23:14 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1wMkGW-0003bP-57 for qemu-devel@nongnu.org; Tue, 12 May 2026 06:23:04 -0400 Received: from mail-wr1-x434.google.com ([2a00:1450:4864:20::434]) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1wMkGQ-00022R-Fo for qemu-devel@nongnu.org; Tue, 12 May 2026 06:23:02 -0400 Received: by mail-wr1-x434.google.com with SMTP id ffacd0b85a97d-44a14580111so3943347f8f.0 for ; Tue, 12 May 2026 03:22:58 -0700 (PDT) Received: from alexanderarchlinux ([188.111.3.154]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-4548e6a68ebsm29991198f8f.1.2026.05.12.03.22.55 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 12 May 2026 03:22:56 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=9elements.com; s=google; t=1778581376; x=1779186176; darn=nongnu.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=3o3gQsqhrYAgA1C2/lEYr62ZnWR+ftMZulsrSsiK4Sg=; b=La8ABSlrlCgIObiOoKP1jJpDRkE9zDmjV/3G3NklHQKKQLNOx8dLgWlZCBcZax0KR8 rgXz1rz1r5behVLFlc7pp39z3HP+Wdaqqeup1wCAXnLnYSyez08aTfGUUHmx2vpsUXNr e1htzRKeUlu0kGBU5VfXtINFWyHE+w9ujIzFjxBE0fgCVRO2nXdw8VhTwbg8j+NA3bNc dpZfDjWJHQjvt/29FJL7Pq0TatJWFJXY3xSKWLAImTimzmsjw8Wo6h9fyi60UC2+RUKh dVSLrQ0gymLfB5Wib/bJi1YgO7UrIRtnr6F4Ndc8jDQJQ93vsMXPk2i9Cop36oUSEy8f QQWw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1778581376; x=1779186176; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=3o3gQsqhrYAgA1C2/lEYr62ZnWR+ftMZulsrSsiK4Sg=; b=E6oQebtS7JIsq/Zk80C98V2KK51LwpmtWVNB4o9kzmXMlzpysMbsNugsiNUgvlNoC9 BekLJmFSlFpzTqjZ5DyAyx9k6jEPQtD6WVW0hRUrpAu7eRFDpC04i6jo/MwbrUyxH5Gz 6jsiolodBQ+LSbA88/+8Ow1+Q5yu1cx/5br2ODIjWJqdGEzsOFXWUmPdV3RtohNY3kL5 5xugXKXZX0kW8CScoEUnR0A8ct6dm/H1S7TnNRUZbrHDzh37QX3ICsm7YYVz4xlzRaYc 7uGAwxhgdypT6GTihurl32J0R8+DaKuBfJecl+z5zZ0g50oy/CIXdW9ARQNFASFLmPHK icYw== X-Gm-Message-State: AOJu0Ywddeq8DF/dghpdHnSiPJx32Sdi4JgrQVqvufO8TaseVwpcTzyO dLl3XD2+gmqhxg8vfnTsO9tHU+PO8pPx/qYGTMnHrxPrnF7V7OpehfrdQO/FTdJAZQ1a2XouB1h fvORoUaA= X-Gm-Gg: Acq92OFXCK3Jq0HG6W4YmBaoJH6hLDeVk52kHgxwvE+83CvwrxBHOg6f6wvXlovl7Nc htEXkDGRuLl9EGrizdoct4F+2QHsiJI42G1l+QxZel5NmIjhhG4IMEQByZ0ZPU4K4JUFwJoSr0g cf3sv7rqYcTCc9WyHQh09f2NR9tjf0pg63SZx3CRzQ+4zo40NmU9B5gq276Wlw8PLrrsMkpF+EU ln2lrzqxG7EDjPy4zD8rcaWqRkdGzJCLmPMZb8GrFVZlSi5hgkEuA+/Fch24rEM421VxvKzm/Mx 9o45NBVdhdC5bgVbam06RkXx2HDl9Xb9mIKDr4lVn2yWlX7AJD9H40Vte9M4xdGELHDufM0/sbN 8y2wEplFsbM/F4HY1y1XtoDaBV4e/8v/PD5iygVv/JcY/LU862rjvW7SB2PsjBwr4VfFvkudeUT hyUoeBRHpwDgO4++jOtIMZJUewcSttUR5Ob/0PO58by/lX X-Received: by 2002:a05:6000:288b:b0:43d:7c6c:a0dd with SMTP id ffacd0b85a97d-4515d5c5be5mr43335184f8f.35.1778581376522; Tue, 12 May 2026 03:22:56 -0700 (PDT) From: Alexander Hansen To: qemu-devel@nongnu.org Cc: Alexander Hansen , Titus Rwantare , =?UTF-8?q?C=C3=A9dric=20Le=20Goater?= , Paolo Bonzini , Peter Maydell , =?UTF-8?q?Philippe=20Mathieu-Daud=C3=A9?= , qemu-arm@nongnu.org, Steven Lee , Troy Lee , Jamin Lin , Kane Chen , Andrew Jeffery , Joel Stanley Subject: [PATCH v3 5/5] hw/sensor: support Texas Instruments ADC128D818 Date: Tue, 12 May 2026 12:20:40 +0200 Message-ID: <20260512102157.176511-6-alexander.hansen@9elements.com> X-Mailer: git-send-email 2.54.0 In-Reply-To: <20260512102157.176511-1-alexander.hansen@9elements.com> References: <20260512102157.176511-1-alexander.hansen@9elements.com> MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Received-SPF: pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; envelope-from=qemu-devel-bounces+importer=patchew.org@nongnu.org; helo=lists1p.gnu.org; Received-SPF: pass client-ip=2a00:1450:4864:20::434; envelope-from=alexander.hansen@9elements.com; helo=mail-wr1-x434.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=unavailable autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: qemu development List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+importer=patchew.org@nongnu.org Sender: qemu-devel-bounces+importer=patchew.org@nongnu.org X-ZohoMail-DKIM: pass (identity @9elements.com) X-ZM-MESSAGEID: 1778581426563154100 Product: [1] Datasheet: [2] ADC128D818 Support: - channel readings from pre-set values - driver can read and write most configuration registers ADC128D818 currently unsupported: - slave address restriction - startup sequence and realistic busy register emulation - external VREF - conversion rate - interrupts - deep shutdown mode - individual channel shutdown - selection between Mode 0,1,2,3 - pseudo-differential input Anyone could expand it in the future for more accurate emulation. The reason for adding this device is to support Yosemite V4 emulation. Tested: on yosemite v4 qemu initialize the device: // ti,adc128d818 @ 0x1f (adc) // the driver will throw away the last 4 bits, set them 0 uint16_t adc_values1[8] =3D { 0b011110000000, 0b010100010000, 0b001000110000, 0b100000100000, 0b011110000000, 0b010100010000, 0b001000110000, 0b100000100000}; adc128d818_init_with_values(bus, 0x1f, adc_values1, 8); Trace outputs directly after initialization: adc128d818_realize i2c_addr: 0x1f adc128d818_realize i2c_addr: 0x1f adc128d818_event i2c_addr: 0x1f, event: 0x01 adc128d818_send i2c_addr: 0x1f, data: 0x00 adc128d818_send i2c_addr: 0x1f, data: 0x80 adc128d818_write i2c_addr: 0x1f, reg: 0x00 data: 0x80 adc128d818_event i2c_addr: 0x1f, event: 0x03 adc128d818_event i2c_addr: 0x1f, event: 0x01 ... read the values root@yosemite4:/sys/bus/i2c/devices/30-001f# cat hwmon/hwmon0/in0_min 0 root@yosemite4:/sys/bus/i2c/devices/30-001f# cat hwmon/hwmon0/in0_max 0 root@yosemite4:/sys/bus/i2c/devices/30-001f# cat hwmon/hwmon0/in0_input 75 root@yosemite4:/sys/bus/i2c/devices/30-001f# cat hwmon/hwmon0/name adc128d818 We initially configured 0b011110000000 for the first channel. The driver throws away the last 4 bits and does calculation similar to below: val =3D DIV_ROUND_CLOSEST(data->in[index][nr] * data->vref, 4095); We can check that the calculation is as expected given our configured value. ((0b011110000000 >> 4) * 2560) / 4095 75.01831501831502 References: [1] https://www.ti.com/product/ADC128D818 [2] https://www.ti.com/lit/gpn/adc128d818 Cc: Titus Rwantare Cc: "C=C3=A9dric Le Goater" (maintainer:ASPEED BMCs) Cc: Paolo Bonzini (maintainer:Kconfig) Cc: Peter Maydell (supporter:ARM TCG CPUs) Cc: "Philippe Mathieu-Daud=C3=A9" (odd fixer:Overall se= nsors) Cc: qemu-arm@nongnu.org (open list:ARM TCG CPUs) Cc: qemu-devel@nongnu.org (open list:All patches CC here) Signed-off-by: Alexander Hansen --- MAINTAINERS | 1 + hw/arm/Kconfig | 1 + hw/arm/aspeed_ast2600_fby4.c | 9 +- hw/sensor/Kconfig | 4 + hw/sensor/adc128d818.c | 414 +++++++++++++++++++++++ hw/sensor/meson.build | 1 + hw/sensor/trace-events | 8 + include/hw/sensor/adc128d818.h | 20 ++ tests/functional/arm/test_aspeed_fby4.py | 10 + 9 files changed, 467 insertions(+), 1 deletion(-) create mode 100644 hw/sensor/adc128d818.c create mode 100644 include/hw/sensor/adc128d818.h diff --git a/MAINTAINERS b/MAINTAINERS index a9c88996a2..43831b67c4 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -3979,6 +3979,7 @@ PMBus M: Titus Rwantare S: Maintained F: hw/i2c/pmbus_device.c +F: hw/sensor/adc128d818.c F: hw/sensor/adm1272.c F: hw/sensor/isl_pmbus_vr.c F: hw/sensor/max11615.c diff --git a/hw/arm/Kconfig b/hw/arm/Kconfig index 76a7d327a9..cc89c65e3f 100644 --- a/hw/arm/Kconfig +++ b/hw/arm/Kconfig @@ -554,6 +554,7 @@ config ASPEED_SOC select MAX31785 select MAX31790 select MAX11615 + select ADC128D818 select FSI_APB2OPB_ASPEED select AT24C select PCI_EXPRESS diff --git a/hw/arm/aspeed_ast2600_fby4.c b/hw/arm/aspeed_ast2600_fby4.c index 036f5b9e38..4fd3a713e2 100644 --- a/hw/arm/aspeed_ast2600_fby4.c +++ b/hw/arm/aspeed_ast2600_fby4.c @@ -13,6 +13,7 @@ #include "hw/nvram/eeprom_at24c.h" #include "hw/sensor/max31790.h" #include "hw/sensor/max11615.h" +#include "hw/sensor/adc128d818.h" #include "hw/i2c/i2c_mux_pca954x.h" #include "hw/gpio/pca9552.h" =20 @@ -163,7 +164,13 @@ static void fby4_i2c_init_fanboard(I2CSlave *fan_mux, = size_t eepromSize) I2CBus *bus =3D pca954x_i2c_get_bus(fan_mux, i); =20 /* ti,adc128d818 @ 0x1f (adc) */ - /* TODO */ + /* the driver will throw away the last 4 bits, set them 0 */ + static const uint16_t adc_values1[8] =3D { + 0b011110000000, 0b010100010000, + 0b001000110000, 0b100000100000, + 0b011110000000, 0b010100010000, + 0b001000110000, 0b100000100000}; + adc128d818_init_with_values(bus, 0x1f, adc_values1, 8); =20 /* maxim,max31790 @ 0x20 (pwm) */ i2c_slave_create_simple(bus, TYPE_MAX31790, 0x20); diff --git a/hw/sensor/Kconfig b/hw/sensor/Kconfig index 84eede9d84..c9190ff780 100644 --- a/hw/sensor/Kconfig +++ b/hw/sensor/Kconfig @@ -51,3 +51,7 @@ config MAX31790 config MAX11615 bool depends on I2C + +config ADC128D818 + bool + depends on I2C diff --git a/hw/sensor/adc128d818.c b/hw/sensor/adc128d818.c new file mode 100644 index 0000000000..83a4d43846 --- /dev/null +++ b/hw/sensor/adc128d818.c @@ -0,0 +1,414 @@ +/* + * Texas Instruments ADC128D818 12 bit ADC with temperature sensor + * Models ADC128D818 + * + * Product: https://www.ti.com/product/ADC128D818 + * Datasheet: https://www.ti.com/lit/gpn/adc128d818 + * + * Copyright 2026 9elements + * + * SPDX-License-Identifier: GPL-2.0-or-later + */ + +#include "qemu/osdep.h" +#include "hw/i2c/i2c.h" +#include "migration/vmstate.h" +#include "qapi/error.h" +#include "qapi/visitor.h" +#include "qemu/log.h" +#include "qemu/module.h" +#include "trace.h" +#include "hw/sensor/adc128d818.h" + +/* 8 bit, r/w */ +#define REG_CONFIG 0x00 + +/* 8 bit, readonly */ +#define REG_INTERRUPT_STATUS 0x01 + +/* 8 bit, r/w */ +#define REG_INTERRUPT_MASK 0x03 + +/* 8 bit, r/w */ +#define REG_CONVERSION_RATE 0x07 + +/* 8 bit, r/w */ +#define REG_CHANNEL_DISABLE 0x08 + +/* 8 bit, write-only */ +#define REG_ONE_SHOT 0x09 + +/* 8 bit, r/w */ +#define REG_DEEP_SHUTDOWN 0x0a + +/* 8 bit, r/w */ +#define REG_ADVANCED_CONFIG 0x0b + +/* 8 bit, readonly */ +#define REG_BUSY_STATUS 0x0c + +/* 16 bit registers, N =3D 0..7, readonly */ +#define REG_CHANNEL_READING(N) (0x20 + N) + +/* 8 bit registers N =3D 0..15, r/w */ +#define REG_LIMIT(N) (0x2a + N) + +/* 8 bit register, readonly */ +#define REG_MANUFACTURER_ID 0x3e + +/* 8 bit register, readonly */ +#define REG_REVISION_ID 0x3f + +#define ADC128D818_NUM_CHANNELS 8 + +struct ADC128D818State { + I2CSlave i2c; + + uint8_t config; + uint8_t interrupt_mask; + uint8_t conversion_rate; + uint8_t channel_disable; + bool deep_shutdown; + uint8_t advanced_config; + + /* channel reading registers, 2 bytes each */ + uint16_t channels[ADC128D818_NUM_CHANNELS]; + + /* high and low limit registers 0x2a - 0x39, one byte each */ + uint8_t limit[ADC128D818_NUM_CHANNELS * 2]; + + /* input buffer */ + uint8_t len; + uint8_t buf[2]; + + /* output buffer */ + uint8_t outlen; + uint8_t outbuf[2]; + + /* selected channel for read/write operation */ + uint8_t pointer; +}; + +struct ADC128D818Class { + I2CSlaveClass parent_class; +}; + +OBJECT_DECLARE_TYPE(ADC128D818State, ADC128D818Class, ADC128D818) + +static void adc128d818_read(ADC128D818State *s) +{ + uint8_t ch_num =3D 0; + switch (s->pointer) { + case REG_CONFIG: + s->outbuf[0] =3D s->config; + break; + case REG_INTERRUPT_STATUS: + s->outbuf[0] =3D 0x0; /* POR State */ + break; + case REG_INTERRUPT_MASK: + s->outbuf[0] =3D s->interrupt_mask; + break; + case REG_CONVERSION_RATE: + s->outbuf[0] =3D s->conversion_rate; + break; + case REG_CHANNEL_DISABLE: + s->outbuf[0] =3D s->channel_disable; + break; + case REG_ONE_SHOT: + /* not marked as readable */ + qemu_log_mask(LOG_GUEST_ERROR, "%s: read of register 0x%02x\n", + __func__, s->pointer); + s->outbuf[0] =3D 0x0; + break; + case REG_DEEP_SHUTDOWN: + s->outbuf[0] =3D s->deep_shutdown ? 0x1 : 0x0; + break; + case REG_ADVANCED_CONFIG: + s->outbuf[0] =3D s->advanced_config & 0b111; + break; + case REG_BUSY_STATUS: + /* not implemented */ + s->outbuf[0] =3D 0b00000010; /* POR State */ + break; + case REG_CHANNEL_READING(0): + case REG_CHANNEL_READING(1): + case REG_CHANNEL_READING(2): + case REG_CHANNEL_READING(3): + case REG_CHANNEL_READING(4): + case REG_CHANNEL_READING(5): + case REG_CHANNEL_READING(6): + case REG_CHANNEL_READING(7): + ch_num =3D s->pointer - REG_CHANNEL_READING(0); + /* high byte comes first, driver reads swapped */ + s->outbuf[0] =3D (s->channels[ch_num] >> 8) & 0xff; + s->outbuf[1] =3D s->channels[ch_num] & 0xff; + break; + case REG_LIMIT(0): + case REG_LIMIT(1): + case REG_LIMIT(2): + case REG_LIMIT(3): + case REG_LIMIT(4): + case REG_LIMIT(5): + case REG_LIMIT(6): + case REG_LIMIT(7): + case REG_LIMIT(8): + case REG_LIMIT(9): + case REG_LIMIT(10): + case REG_LIMIT(11): + case REG_LIMIT(12): + case REG_LIMIT(13): + case REG_LIMIT(14): + case REG_LIMIT(15): + s->outbuf[0] =3D s->limit[s->pointer - REG_LIMIT(0)]; + break; + case REG_MANUFACTURER_ID: + s->outbuf[0] =3D 0x1; /* readonly */ + break; + case REG_REVISION_ID: + s->outbuf[0] =3D 0b00001001; /* readonly */ + break; + default: + qemu_log_mask(LOG_GUEST_ERROR, "%s: read of register 0x%02x\n", + __func__, s->pointer); + break; + } +} + +static void adc128d818_write_advanced_config(ADC128D818State *s, uint8_t d= ata) +{ + /* + * Note: Whenever the Advanced Configuration Register is programmed, + * all of the values in the Channel Reading Registers and + * Interrupt Status Registers will return to their default values. + */ + + s->advanced_config =3D (data & 0b111); +} + +static void adc128d818_write(ADC128D818State *s, uint8_t data) +{ + trace_adc128d818_write(s->i2c.address, s->pointer, data); + + /* which bits in config register are writable */ + const uint8_t config_w_mask =3D 0b10001011; + const uint8_t config_ro_mask =3D (uint8_t)~config_w_mask; + + switch (s->pointer) { + case REG_CONFIG: + s->config =3D (s->config & config_ro_mask) | (data & config_w_mask= ); + break; + case REG_INTERRUPT_MASK: + s->interrupt_mask =3D data; + break; + case REG_CONVERSION_RATE: + s->conversion_rate =3D data; + break; + case REG_CHANNEL_DISABLE: + s->channel_disable =3D data; + break; + case REG_ONE_SHOT: + /* + * Initiate a single conversion and comparison cycle when + * the device is in shutdown mode or deep shutdown mode, after + * which the device returns to the respective mode that it was in + * + */ + break; + case REG_DEEP_SHUTDOWN: + s->deep_shutdown =3D (data & 0x1) !=3D 0; + break; + case REG_ADVANCED_CONFIG: + adc128d818_write_advanced_config(s, data); + break; + case REG_LIMIT(0): + case REG_LIMIT(1): + case REG_LIMIT(2): + case REG_LIMIT(3): + case REG_LIMIT(4): + case REG_LIMIT(5): + case REG_LIMIT(6): + case REG_LIMIT(7): + case REG_LIMIT(8): + case REG_LIMIT(9): + case REG_LIMIT(10): + case REG_LIMIT(11): + case REG_LIMIT(12): + case REG_LIMIT(13): + case REG_LIMIT(14): + case REG_LIMIT(15): + s->limit[s->pointer - REG_LIMIT(0)] =3D data; + break; + default: + qemu_log_mask(LOG_GUEST_ERROR, "%s: write of register 0x%02x\n", + __func__, s->pointer); + break; + } +} + +static int adc128d818_send(I2CSlave *i2c, uint8_t data) +{ + ADC128D818State *s =3D ADC128D818(i2c); + trace_adc128d818_send(s->i2c.address, data); + + s->outlen =3D 0; + s->buf[s->len] =3D data; + + if (s->len =3D=3D 0) { + s->pointer =3D data; + } else if (s->len =3D=3D 1) { + adc128d818_write(s, data); + } + + s->len++; + return 0; +} + +static uint8_t adc128d818_recv(I2CSlave *i2c) +{ + ADC128D818State *s =3D ADC128D818(i2c); + trace_adc128d818_recv(s->i2c.address, s->pointer); + + adc128d818_read(s); + + if (s->outlen >=3D 2) { + qemu_log_mask(LOG_GUEST_ERROR, "%s: too many bytes read\n", __func= __); + s->outlen =3D 0; + } + + const uint8_t data =3D s->outbuf[s->outlen++]; + + trace_adc128d818_recv_return(s->i2c.address, data); + return data; +} + +static int adc128d818_event(I2CSlave *i2c, enum i2c_event event) +{ + ADC128D818State *s =3D ADC128D818(i2c); + + trace_adc128d818_event(s->i2c.address, event); + + switch (event) { + case I2C_START_RECV: + s->outlen =3D 0; + break; + case I2C_START_SEND: + s->len =3D 0; + break; + default: + break; + } + + return 0; +} + +static const VMStateDescription vmstate_adc128d818 =3D { + .name =3D TYPE_ADC128D818, + .version_id =3D 0, + .minimum_version_id =3D 0, + .fields =3D (const VMStateField[]){ + VMSTATE_UINT8(config, ADC128D818State), + VMSTATE_UINT8(interrupt_mask, ADC128D818State), + VMSTATE_UINT8(conversion_rate, ADC128D818State), + VMSTATE_UINT8(channel_disable, ADC128D818State), + VMSTATE_BOOL(deep_shutdown, ADC128D818State), + VMSTATE_UINT8(advanced_config, ADC128D818State), + VMSTATE_UINT16_ARRAY(channels, ADC128D818State, + ADC128D818_NUM_CHANNELS), + VMSTATE_UINT8_ARRAY(limit, ADC128D818State, + ADC128D818_NUM_CHANNELS * 2), + VMSTATE_UINT8(len, ADC128D818State), + VMSTATE_UINT8_ARRAY(buf, ADC128D818State, 2), + VMSTATE_UINT8(outlen, ADC128D818State), + VMSTATE_UINT8_ARRAY(outbuf, ADC128D818State, 2), + VMSTATE_UINT8(pointer, ADC128D818State), + VMSTATE_I2C_SLAVE(i2c, ADC128D818State), + VMSTATE_END_OF_LIST() + } +}; + +static void adc128d818_init(Object *obj) +{ + /* Nothing to do */ +} + +I2CSlave *adc128d818_init_with_values(I2CBus *bus, uint8_t address, + const uint16_t *init_values, uint32_t init_values_size) +{ + ADC128D818State *s; + + s =3D ADC128D818(i2c_slave_new(TYPE_ADC128D818, address)); + + for (int i =3D 0; i < ADC128D818_NUM_CHANNELS; i++) { + + /* arbitrary value */ + uint16_t value =3D 0b0000101011010010; + + if (i < init_values_size) { + value =3D init_values[i]; + } + s->channels[i] =3D value; + } + + i2c_slave_realize_and_unref(I2C_SLAVE(s), bus, &error_abort); + + return I2C_SLAVE(s); +} + +static void adc128d818_reset(I2CSlave *i2c) +{ + ADC128D818State *s =3D ADC128D818(i2c); + + s->pointer =3D 0; + s->outlen =3D 0; + + /* POR-State */ + s->config =3D 0b00001000; + s->interrupt_mask =3D 0; + s->conversion_rate =3D 0; + s->channel_disable =3D 0; + s->deep_shutdown =3D 0; + s->advanced_config =3D 0; + + /* No POR-State defined in datasheet */ + for (int i =3D 0; i < ADC128D818_NUM_CHANNELS * 2; i++) { + s->limit[i] =3D 0; + } +} + +static void adc128d818_realize(DeviceState *dev, Error **errp) +{ + ADC128D818State *s =3D ADC128D818(dev); + + trace_adc128d818_realize(s->i2c.address); + + adc128d818_reset(&s->i2c); +} + +static void adc128d818_class_init(ObjectClass *klass, const void *data) +{ + DeviceClass *dc =3D DEVICE_CLASS(klass); + I2CSlaveClass *k =3D I2C_SLAVE_CLASS(klass); + + dc->realize =3D adc128d818_realize; + dc->desc =3D "Texas Intstruments ADC128D818 12-bit ADC with temp senso= r"; + dc->vmsd =3D &vmstate_adc128d818; + k->event =3D adc128d818_event; + k->recv =3D adc128d818_recv; + k->send =3D adc128d818_send; +} + +static const TypeInfo adc128d818_info =3D { + .name =3D TYPE_ADC128D818, + .parent =3D TYPE_I2C_SLAVE, + .instance_size =3D sizeof(ADC128D818State), + .class_size =3D sizeof(ADC128D818Class), + .instance_init =3D adc128d818_init, + .class_init =3D adc128d818_class_init, +}; + +static void adc128d818_register_types(void) +{ + type_register_static(&adc128d818_info); +} + +type_init(adc128d818_register_types) diff --git a/hw/sensor/meson.build b/hw/sensor/meson.build index a1e26604fa..defd7647e7 100644 --- a/hw/sensor/meson.build +++ b/hw/sensor/meson.build @@ -10,3 +10,4 @@ system_ss.add(when: 'CONFIG_ISL_PMBUS_VR', if_true: files= ('isl_pmbus_vr.c')) system_ss.add(when: 'CONFIG_MAX31785', if_true: files('max31785.c')) system_ss.add(when: 'CONFIG_MAX31790', if_true: files('max31790.c')) system_ss.add(when: 'CONFIG_MAX11615', if_true: files('max11615.c')) +system_ss.add(when: 'CONFIG_ADC128D818', if_true: files('adc128d818.c')) diff --git a/hw/sensor/trace-events b/hw/sensor/trace-events index 3fed979e85..4853f1944d 100644 --- a/hw/sensor/trace-events +++ b/hw/sensor/trace-events @@ -20,3 +20,11 @@ max11615_recv(uint8_t i2c_addr, uint8_t reg_addr) "i2c_a= ddr: 0x%02x, reg_addr: 0 max11615_recv_return(uint8_t i2c_addr, uint8_t data) "i2c_addr: 0x%02x, re= turns: 0x%02x" max11615_event(uint8_t i2c_addr, uint8_t event) "i2c_addr: 0x%02x, event: = 0x%02x" max11615_realize(uint8_t i2c_addr) "i2c_addr: 0x%02x" + +# adc128d818.c +adc128d818_send(uint8_t i2c_addr, uint8_t data) "i2c_addr: 0x%02x, data: 0= x%02x" +adc128d818_write(uint8_t i2c_addr, uint8_t reg, uint8_t data) "i2c_addr: 0= x%02x, reg: 0x%02x data: 0x%02x" +adc128d818_recv(uint8_t i2c_addr, uint8_t reg) "i2c_addr: 0x%02x, reg: 0x%= 02x" +adc128d818_recv_return(uint8_t i2c_addr, uint8_t data) "i2c_addr: 0x%02x, = returns: 0x%02x" +adc128d818_event(uint8_t i2c_addr, uint8_t event) "i2c_addr: 0x%02x, event= : 0x%02x" +adc128d818_realize(uint8_t i2c_addr) "i2c_addr: 0x%02x" diff --git a/include/hw/sensor/adc128d818.h b/include/hw/sensor/adc128d818.h new file mode 100644 index 0000000000..e2bdc47590 --- /dev/null +++ b/include/hw/sensor/adc128d818.h @@ -0,0 +1,20 @@ +// SPDX-License-Identifier: GPL-2.0-or-later +#ifndef QEMU_ADC128D818_H +#define QEMU_ADC128D818_H + +#include +#include "hw/i2c/i2c.h" + +#define TYPE_ADC128D818 "adc128d818" + +/* + * Create and realize a adc128d818 ADC with constant caller-supplied readi= ngs + * @bus: I2C bus to put it on + * @address: I2C address + * @init_values: array of readings for each ADC channel + * @init_values_size: Size of @init_values, can be less than the number of= channels + */ +I2CSlave *adc128d818_init_with_values(I2CBus *bus, uint8_t address, + const uint16_t *init_values, uint32_t = init_values_size); + +#endif diff --git a/tests/functional/arm/test_aspeed_fby4.py b/tests/functional/ar= m/test_aspeed_fby4.py index 319f1a7672..883e058832 100755 --- a/tests/functional/arm/test_aspeed_fby4.py +++ b/tests/functional/arm/test_aspeed_fby4.py @@ -59,6 +59,16 @@ def do_test_arm_aspeed_openbmc_no_network(self, machine,= image, uboot, exec_command_and_wait_for_pattern(self, "cat /sys/bus/iio/devices/iio:device2/in_voltage_scale", "0.50= 0000000"); =20 + # ADC128D818 test + exec_command_and_wait_for_pattern(self, + "cat /sys/bus/i2c/devices/30-001f/hwmon/hwmon0/name", "adc128d= 818"); + exec_command_and_wait_for_pattern(self, + "cat /sys/bus/i2c/devices/30-001f/hwmon/hwmon0/in0_input", "75= "); + exec_command_and_wait_for_pattern(self, + "cat /sys/bus/i2c/devices/30-001f/hwmon/hwmon0/in0_min", "0"); + exec_command_and_wait_for_pattern(self, + "cat /sys/bus/i2c/devices/30-001f/hwmon/hwmon0/in0_max", "0"); + def test_arm_ast2600_yosemitev4_openbmc(self): image_path =3D self.uncompress(self.ASSET_YOSEMITE_V4_FLASH) =20 --=20 2.54.0