From nobody Sat Apr 11 19:55:47 2026 Delivered-To: importer@patchew.org Authentication-Results: mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=pass(p=reject dis=none) header.from=oss.qualcomm.com ARC-Seal: i=1; a=rsa-sha256; t=1775674053; cv=none; d=zohomail.com; s=zohoarc; b=gHiygQ0VG6L1hTtW1szyAK8ZKj+/EFkDQ39VNigJZN9TDlwsDLm8oHYuVrEhp1SOisEE7RkiN6xhmh+ZlI0+eXk3Qgvn+DbD9i8cvn7oXwV/Wdk3QQFIVNvl4rbFMWi/ojD9Z+oD2gKvfTQ3PJrXs+u6njDTLhNIpkoXX+rOW90= ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=zohomail.com; s=zohoarc; t=1775674053; h=Content-Type:Content-Transfer-Encoding:Cc:Cc:Date:Date:From:From:In-Reply-To:List-Subscribe:List-Post:List-Id:List-Archive:List-Help:List-Unsubscribe:MIME-Version:Message-ID:References:Sender:Subject:Subject:To:To:Message-Id:Reply-To; bh=gDbVyMRCmszdUrQpfq4kD840ZbzWrxWbhRin4jc7a80=; b=dE/40XaoBj0qrkdV8L4S7ITfzzpkBlGUuPIH1rYdlxRvDZBjlBWugF1KkyO6ioRuz2b2RXw6VfX374OMhS+kXDA8NaE+4Cu6Dvn7G/lN1NAfowrfZIPQJrubWuDQ41pctBW0Ktw6dZXXo8Eh/lOIITahUVhqPY4sW3NyPcHzh14= ARC-Authentication-Results: i=1; mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=pass header.from= (p=reject dis=none) Return-Path: Received: from lists.gnu.org (209.51.188.17 [209.51.188.17]) by mx.zohomail.com with SMTPS id 1775674053420554.3402246733997; Wed, 8 Apr 2026 11:47:33 -0700 (PDT) Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1wAXqT-0004E1-9X; Wed, 08 Apr 2026 14:41:45 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1wAXqH-0002hG-11 for qemu-devel@nongnu.org; Wed, 08 Apr 2026 14:41:33 -0400 Received: from mx0b-0031df01.pphosted.com ([205.220.180.131]) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1wAKP4-0005al-En for qemu-devel@nongnu.org; Wed, 08 Apr 2026 00:20:37 -0400 Received: from pps.filterd (m0279871.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 637NfdAo1259461 for ; Wed, 8 Apr 2026 04:20:22 GMT Received: from mail-dl1-f71.google.com (mail-dl1-f71.google.com [74.125.82.71]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4ddbttrqpv-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Wed, 08 Apr 2026 04:20:22 +0000 (GMT) Received: by mail-dl1-f71.google.com with SMTP id a92af1059eb24-1276e71652fso3470660c88.0 for ; Tue, 07 Apr 2026 21:20:21 -0700 (PDT) Received: from hu-bcain-lv.qualcomm.com (Global_NAT1.qualcomm.com. [129.46.96.20]) by smtp.gmail.com with ESMTPSA id a92af1059eb24-12c14a371b1sm6480362c88.13.2026.04.07.21.20.19 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 07 Apr 2026 21:20:19 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= gDbVyMRCmszdUrQpfq4kD840ZbzWrxWbhRin4jc7a80=; b=eh2yzwpVwH6TPvS1 mxUYoVwk1yR69EQjgQ3rT12k/mTIRKq2NKk9fX3uU9ORD9M7iY7Uoc2E8GaEQwsq GHaf6aEpCrBvEcXqkz1KRubMJI1OKdCCIym2XBOg5Tcb5Bw5BXpMkPo1JKbjrS5j fEUuyTHI/G7A/ljVdtpoCzk4fFpPN6EmWKxHPBKcg+R85/L4f3t+Hu7f4DyJcAzo V6fv+7Z07bkcI0sEYGXEYMy0hKUY+snioXWSrDIC6V75z2rW7CxzTYZVNtd7+Z0I Q0okvK5yzJaa78ruogTdW6tjtqFLg2pIlvRKFXRNgvZSsMhbV+Olm8KHLp5BZHz1 2DNinA== DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1775622021; x=1776226821; darn=nongnu.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=gDbVyMRCmszdUrQpfq4kD840ZbzWrxWbhRin4jc7a80=; b=cT9027IgIUl959LtbNOwFMzOnk4SgbyFzlSDP7nSRk1/z6eD3Yzvzm19qyEdmzrc/R ACZIStkmMt9J8MZF+LZvLM4mrg0Hodnb4+9XhonkrlizxmbKbm1l+CNJne8wMwPKTxQq IcbNNEahnnU0g7QeTGe9QL9nEZIwDA//LUdYJ4ingPqDxitYxwBEFJczl2PgcB3/ybwp 7rqL90jmv6dOBGcRWwAlWun4pJP/YXq/Uzu9m7xQpm3546rrd3NJ20niufRgk746S8oI Yhhq1iARv30pAqKTUBhuk3+d/fa6NYNlcjlWAdpEp1sdIwSVWUQRyat9MyDaHFafVtyA UGRw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1775622021; x=1776226821; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=gDbVyMRCmszdUrQpfq4kD840ZbzWrxWbhRin4jc7a80=; b=mvAWYJFzAdFfoiO/Dll67CNihodw+gALLmMmq32LBwnpTcaO33HZwfDQv/e1x3yrpm +YywB0QIWyfYiDSVrfv+IEZkW+CeuANLRWQ1YOVH5X1KJk0PxMHl5HqJ0sBcvdQnxaU0 LfxeF/kO025/B08P0bjWG5vWD7/XhcXjabliJqy20I467a5XWGFFhPsDAhCieDD3M9Xb ReUgoXWuEaLvk0MSF+0eii0HPSipZiL19olfrBBsYL/Fv0m9nrv9/QKyWaL8XUFSU831 h90+alK062HYXki353SLLR/oHTYzr2lKjTEMPMKfwqU84hKAKFSYa+HHochbbRFG1OwB 2xsw== X-Gm-Message-State: AOJu0YwURfjORLRUEPnh4cfyvWIkkCKjRjVDY3sEGM5/itklDxLyBkqd nU8G4Fzzw2E/k31iFBetY7bHHxhj27yp2BFWtPnb3o7WwGy/js0ED4r7aAMD8pD9WMFOIdOf5Bd UzRysmdTXvcbvfiuG6qwZH59KtLwjTOjqDIGEJ279jGvLpBGMMkuGr0ypLNsgjypNNQ== X-Gm-Gg: AeBDietw0ZKlDRxC5jnWz5AL3mqoaR+hxOrTC7NZOCNA/UBNjNpvagsIyXQ8+OEg/3g MA1fUf14vHab034uaghCNHKTChkOs4/uXehCqxenGLayTxMfA9hpBz+kLTcZkTkQBymm8kpjc7z mNYzL8zdNtUh848bK1sXUcJ+/dkysX72PrgZ0qD4uDaf13aeuy4KjDdi+v0rIJ5r+guri7lyfiq i2rVXoAqEfWZnU/HVQ/gL3LPZYj4NcdMs4ETj5KRT9YuiMYVFMeF708sJGAWq7Owschg9YTn4tX ya1RkPd/ngyYj4uqj/QylYHhD+CML8GZy1zcrpe3t7ZNqQMS+cAcY9TygkVfhYCX9PojhIDNAkj cT5DCTIh0nSu+FyquY5kr0x6jsr2TVt58j52Eb7WEauYAkOwJFK/AH4M2RIL/NtshD5xEUA== X-Received: by 2002:a05:7022:4585:b0:128:d4db:4478 with SMTP id a92af1059eb24-12bfb75688cmr9259458c88.24.1775622020913; Tue, 07 Apr 2026 21:20:20 -0700 (PDT) X-Received: by 2002:a05:7022:4585:b0:128:d4db:4478 with SMTP id a92af1059eb24-12bfb75688cmr9259445c88.24.1775622020345; Tue, 07 Apr 2026 21:20:20 -0700 (PDT) From: Brian Cain To: qemu-devel@nongnu.org Cc: brian.cain@oss.qualcomm.com, philmd@linaro.org, ltaylorsimpson@gmail.com, matheus.bernardino@oss.qualcomm.com, marco.liebel@oss.qualcomm.com, quic_mburton@quicinc.com, sid.manning@oss.qualcomm.com, ale@rev.ng, anjo@rev.ng, Brian Cain Subject: [PATCH v4 12/28] target/hexagon: Implement hexagon_tlb_fill() Date: Tue, 7 Apr 2026 21:19:37 -0700 Message-Id: <20260408041953.1899532-13-brian.cain@oss.qualcomm.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20260408041953.1899532-1-brian.cain@oss.qualcomm.com> References: <20260408041953.1899532-1-brian.cain@oss.qualcomm.com> MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable X-Proofpoint-ORIG-GUID: -0kAVQfVeFzNu_J5KZminXivoTBvTS2j X-Proofpoint-GUID: -0kAVQfVeFzNu_J5KZminXivoTBvTS2j X-Authority-Analysis: v=2.4 cv=TOt1jVla c=1 sm=1 tr=0 ts=69d5d786 cx=c_pps a=JYo30EpNSr/tUYqK9jHPoA==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17 a=IkcTkHD0fZMA:10 a=A5OVakUREuEA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=3WHJM1ZQz_JShphwDgj5:22 a=COk6AnOGAAAA:8 a=pGLkceISAAAA:8 a=EUspDBNiAAAA:8 a=yz7b9sy1sBSXNk6fZdQA:9 a=QEXdDO2ut3YA:10 a=Fk4IpSoW4aLDllm1B1p-:22 a=TjNXssC_j7lpFel5tvFf:22 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNDA4MDAzNSBTYWx0ZWRfX+mffuh+7ZKjP A7EU82Flv5seFCFMI50S0eisjPBQCTrJI2kuQ9UACtDX+Kl2tExiBh6JWSmEcgEAbukLoajlSdk TCveHoTEj66UPvILnUNj3fvyMJJ8nB4Xg2LpxZRzX3KJjFTNv2NyCIVsUGbFtpiRCI6BX/rIIFY /SNTTo48K3MwSEL4Q8PuXDTVWeiSn0WwyckT9LiKl8/s09rjK+p521gVfYlH7yT7sKGsQB6nWRb qY8CcYd7oDM9+NEwtJH7AtdyGtTkipQNcDEbXsZy7Uhsqgg7gVJnlTXj3N7GvaWNJ6/10LrHsPL H69qxvaGt247HK67kC3xnHL5g1E4cPnmSFdhYsb9o4yLdD4KbPmOQnXDnfp9y4pkQ/0JOMbGr2P +wGeLfYJUnIptu0hQJ137P58B5ZMjfX8u79pZZb1LtLhc404OJS/opQLZp0tlXmdo9+POQU0PmH j1mSyxMixOuf+nXUJCw== X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-04-08_02,2026-04-07_05,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 malwarescore=0 suspectscore=0 spamscore=0 adultscore=0 impostorscore=0 lowpriorityscore=0 phishscore=0 bulkscore=0 clxscore=1015 priorityscore=1501 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2604010000 definitions=main-2604080035 Received-SPF: pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; envelope-from=qemu-devel-bounces+importer=patchew.org@nongnu.org; helo=lists.gnu.org; Received-SPF: pass client-ip=205.220.180.131; envelope-from=brian.cain@oss.qualcomm.com; helo=mx0b-0031df01.pphosted.com X-Spam_score_int: -27 X-Spam_score: -2.8 X-Spam_bar: -- X-Spam_report: (-2.8 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_LOW=-0.7, RCVD_IN_VALIDITY_RPBL_BLOCKED=0.001, RCVD_IN_VALIDITY_SAFE_BLOCKED=0.001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: qemu development List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+importer=patchew.org@nongnu.org Sender: qemu-devel-bounces+importer=patchew.org@nongnu.org X-ZohoMail-DKIM: pass (identity @qualcomm.com) X-ZM-MESSAGEID: 1775674053711158500 From: Brian Cain Reviewed-by: Taylor Simpson Signed-off-by: Brian Cain --- target/hexagon/cpu.c | 135 +++++++++++++++++++++++++++++++++++++++++++ 1 file changed, 135 insertions(+) diff --git a/target/hexagon/cpu.c b/target/hexagon/cpu.c index adae667293d..098a3918c94 100644 --- a/target/hexagon/cpu.c +++ b/target/hexagon/cpu.c @@ -38,6 +38,8 @@ #include "qemu/main-loop.h" #include "hex_interrupts.h" #include "exec/cpu-interrupt.h" +#include "exec/target_page.h" +#include "hw/hexagon/hexagon_globalreg.h" #endif =20 static void hexagon_v66_cpu_init(Object *obj) { } @@ -471,6 +473,138 @@ static void hexagon_cpu_init(Object *obj) } =20 #ifndef CONFIG_USER_ONLY +static bool get_physical_address(CPUHexagonState *env, hwaddr *phys, int *= prot, + uint64_t *size, int32_t *excp, + uint32_t address, + MMUAccessType access_type, int mmu_idx) + +{ + if (hexagon_cpu_mmu_enabled(env)) { + return hex_tlb_find_match(env, address, access_type, phys, prot, s= ize, + excp, mmu_idx); + } else { + *phys =3D address & 0xFFFFFFFF; + *prot =3D PAGE_VALID | PAGE_READ | PAGE_WRITE | PAGE_EXEC; + *size =3D TARGET_PAGE_SIZE; + return true; + } +} + +/* qemu seems to only want to know about TARGET_PAGE_SIZE pages */ +static void find_qemu_subpage(vaddr *addr, hwaddr *phys, uint64_t page_siz= e) +{ + vaddr page_start =3D *addr & ~((vaddr)(page_size - 1)); + vaddr offset =3D ((*addr - page_start) / TARGET_PAGE_SIZE) * TARGET_PA= GE_SIZE; + *addr =3D page_start + offset; + *phys +=3D offset; +} + + +#define INVALID_BADVA 0xbadabada + +static void set_badva_regs(CPUHexagonState *env, uint32_t VA, int slot, + MMUAccessType access_type) +{ + env->t_sreg[HEX_SREG_BADVA] =3D VA; + + if (access_type =3D=3D MMU_INST_FETCH || slot =3D=3D 0) { + env->t_sreg[HEX_SREG_BADVA0] =3D VA; + env->t_sreg[HEX_SREG_BADVA1] =3D INVALID_BADVA; + SET_SSR_FIELD(env, SSR_V0, 1); + SET_SSR_FIELD(env, SSR_V1, 0); + SET_SSR_FIELD(env, SSR_BVS, 0); + } else if (slot =3D=3D 1) { + env->t_sreg[HEX_SREG_BADVA0] =3D INVALID_BADVA; + env->t_sreg[HEX_SREG_BADVA1] =3D VA; + SET_SSR_FIELD(env, SSR_V0, 0); + SET_SSR_FIELD(env, SSR_V1, 1); + SET_SSR_FIELD(env, SSR_BVS, 1); + } else { + g_assert_not_reached(); + } +} + +static void raise_tlbmiss_exception(CPUState *cs, uint32_t VA, int slot, + MMUAccessType access_type) +{ + CPUHexagonState *env =3D cpu_env(cs); + + set_badva_regs(env, VA, slot, access_type); + + switch (access_type) { + case MMU_INST_FETCH: + cs->exception_index =3D HEX_EVENT_TLB_MISS_X; + if ((VA & ~TARGET_PAGE_MASK) =3D=3D 0) { + env->cause_code =3D HEX_CAUSE_TLBMISSX_CAUSE_NEXTPAGE; + } else { + env->cause_code =3D HEX_CAUSE_TLBMISSX_CAUSE_NORMAL; + } + break; + case MMU_DATA_LOAD: + cs->exception_index =3D HEX_EVENT_TLB_MISS_RW; + env->cause_code =3D HEX_CAUSE_TLBMISSRW_CAUSE_READ; + break; + case MMU_DATA_STORE: + cs->exception_index =3D HEX_EVENT_TLB_MISS_RW; + env->cause_code =3D HEX_CAUSE_TLBMISSRW_CAUSE_WRITE; + break; + } +} + +static void raise_perm_exception(CPUState *cs, uint32_t VA, int slot, + MMUAccessType access_type, int32_t excp) +{ + CPUHexagonState *env =3D cpu_env(cs); + + set_badva_regs(env, VA, slot, access_type); + cs->exception_index =3D excp; +} + +static const char *access_type_names[] =3D { "MMU_DATA_LOAD ", "MMU_DATA_S= TORE", + "MMU_INST_FETCH" }; + +static const char *mmu_idx_names[] =3D { "MMU_USER_IDX", "MMU_GUEST_IDX", + "MMU_KERNEL_IDX" }; + +static bool hexagon_tlb_fill(CPUState *cs, vaddr address, int size, + MMUAccessType access_type, int mmu_idx, bool = probe, + uintptr_t retaddr) +{ + CPUHexagonState *env =3D cpu_env(cs); + int slot =3D 0; + hwaddr phys; + int prot =3D 0; + uint64_t page_size =3D 0; + int32_t excp =3D 0; + bool ret =3D 0; + + qemu_log_mask( + CPU_LOG_MMU, + "%s: tid =3D 0x%" PRIx32 ", pc =3D 0x%08" PRIx32 ", vaddr =3D 0x%0= 8" VADDR_PRIx + ", size =3D %d, %s,\tprobe =3D %d, %s\n", + __func__, env->threadId, env->gpr[HEX_REG_PC], address, size, + access_type_names[access_type], probe, mmu_idx_names[mmu_idx]); + ret =3D get_physical_address(env, &phys, &prot, &page_size, &excp, add= ress, + access_type, mmu_idx); + if (ret) { + if (!excp) { + find_qemu_subpage(&address, &phys, page_size); + tlb_set_page(cs, address, phys, prot, mmu_idx, TARGET_PAGE_SIZ= E); + return ret; + } + if (probe) { + return false; + } + raise_perm_exception(cs, address, slot, access_type, excp); + do_raise_exception(env, cs->exception_index, env->gpr[HEX_REG_PC], + retaddr); + } + if (probe) { + return false; + } + raise_tlbmiss_exception(cs, address, slot, access_type); + do_raise_exception(env, cs->exception_index, env->gpr[HEX_REG_PC], ret= addr); +} =20 static bool hexagon_cpu_exec_interrupt(CPUState *cs, int interrupt_request) { @@ -513,6 +647,7 @@ static const TCGCPUOps hexagon_tcg_ops =3D { .cpu_exec_interrupt =3D hexagon_cpu_exec_interrupt, .pointer_wrap =3D hexagon_pointer_wrap, .cpu_exec_reset =3D cpu_reset, + .tlb_fill =3D hexagon_tlb_fill, #endif /* !CONFIG_USER_ONLY */ }; =20 --=20 2.34.1