From nobody Sat Apr 11 20:13:01 2026 Delivered-To: importer@patchew.org Authentication-Results: mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=pass(p=none dis=none) header.from=linaro.org ARC-Seal: i=1; a=rsa-sha256; t=1775676112; cv=none; d=zohomail.com; s=zohoarc; b=cTIaVzPX8Z6JPZrsp1gzIzkiG5x2y/Zf0MiYeHa01yjt2hebF0vEUU9OWJnCsMwPfsIf4ScF4OmgFRKm/NFdsKXiCbW67fqWsVC0tksKs3xO550HlJaZS3rPFR0Xt3vALzhCElEVbWIA0HhKCwTiBVDgPZMcq00OCzAMAsxcn/g= ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=zohomail.com; s=zohoarc; t=1775676112; h=Content-Transfer-Encoding:Cc:Cc:Date:Date:From:From:In-Reply-To:List-Subscribe:List-Post:List-Id:List-Archive:List-Help:List-Unsubscribe:MIME-Version:Message-ID:References:Sender:Subject:Subject:To:To:Message-Id:Reply-To; bh=P49JgMXtfvI/QxKp8JO4alWiNFfw7eGmQBelecFaY5M=; b=LP0iZOiywBkC45s+P1sEXcwq5MzG1Os0ybJhzgP/tdcR9U2BNq/fnjkDtYQxaCpNo+IhnZ4F4fW9dvITWguXsB7MevrBFIAB4QZYnxASels2H38eggwBPal/VeZZHQJivxPbCGyLDu8cUFqE5TGbp+Aj+oo5bq1jPwqQ8oZOBVU= ARC-Authentication-Results: i=1; mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=pass header.from= (p=none dis=none) Return-Path: Received: from lists.gnu.org (lists1p.gnu.org [209.51.188.17]) by mx.zohomail.com with SMTPS id 1775676112450877.8347424098584; Wed, 8 Apr 2026 12:21:52 -0700 (PDT) Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1wAYQ5-00049U-7B; Wed, 08 Apr 2026 15:18:33 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1wAXzl-000525-4E for qemu-devel@nongnu.org; Wed, 08 Apr 2026 14:51:21 -0400 Received: from mail-pg1-x532.google.com ([2607:f8b0:4864:20::532]) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1wAEob-0000rQ-DG for qemu-devel@nongnu.org; Tue, 07 Apr 2026 18:22:35 -0400 Received: by mail-pg1-x532.google.com with SMTP id 41be03b00d2f7-c6e2355739dso2438743a12.2 for ; Tue, 07 Apr 2026 15:22:33 -0700 (PDT) Received: from pc.taild8403c.ts.net (216-71-219-44.dyn.novuscom.net. [216.71.219.44]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-2b274979d5csm180412065ad.38.2026.04.07.15.22.30 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 07 Apr 2026 15:22:30 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1775600552; x=1776205352; darn=nongnu.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=P49JgMXtfvI/QxKp8JO4alWiNFfw7eGmQBelecFaY5M=; b=Qa/eSDJPdxQnBgv5MIJeCA6dZlAC0wMi8uChEDWHZrhM9J89W+Hjwr1t+mtuhxvOvR apqn28uUB5D9z77XeiyMsIQwrGMSiBUWAnQgq8uBPD8aPLlNFRGzcn/oM2aXYJ2jGB7B s8Xi0Sn2a2RM4ZxRCR/N/Dc/L78a7wHAcCcov30mZ+bSfamm2PQkLVunpjHw5i58x2N0 eQPrhOXRen1WlhqE3NODCc7R1FfG7KHFhZrGASEjrJUYrrD6EUnDWmbhZ19JBOAdmB7B 2ZWWbGlbLpUHLDpBuWOMlxtskzNIk6iIsKkiGUxmrAKDUHpUWB0VrsBefDU/RB9MJUHz GsPQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1775600552; x=1776205352; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=P49JgMXtfvI/QxKp8JO4alWiNFfw7eGmQBelecFaY5M=; b=ERWfaZNZmcEtfFy7ic7scpO9aE3JhhiNTB2n98t212/G4EkH91IqjAhQC4YkZ9jNeb s6LQMT+wFHThCzqhTHZ+2fOTq3MJnb3oNm1uajMthwH8yCiqO1eKRk40gUzviW0PqZVT uMKidX5KkKb05y8ZS/KWNSmZTNnjBUOpHtGNYBX4F5CEgW9eSrZTgGBhgIDy4vfN3OJE SouV+IcdhiZSfYQToIA4qZAWczmMTZcm7nmRLYD6tob77nn7c9YIFsT/0/u6k7o5K2uB SL+VL64xhN2PCNaGXhoTjNRCuv9VN+QmnANZarndHswsKqd8j4JZn+KNLCf6WaKO4rzL Q65w== X-Gm-Message-State: AOJu0YxIZkVW0fJ+AFABex7hpFX8zroWuXXgY0ivQ7+6TvS/nXaiwa08 qdV9O4hCxoE8GVMBMAY0lnnVOOkDvBopYI2v/hiRWyx1Jmir70rGRrNc9QYcEK6MurXbRsag3g8 tDKy2dZg= X-Gm-Gg: AeBDiesmEcncW9z6sf+udkGLtQsYOHxxgZC/Jq3HXrPdM0InqBnddMVpydheNcduYRQ GfwJMuoorKsCBjPsoiJgf0WFtfxD7AAcv1O8gVajGB4fMxKcxfQ4sNq2GJwXO3q5hvtPkqS1Wdk 8gIlVLemaq4IJYqplCS7seXWBnRgqpq9U5RIi75qkHmpIH7LkrhReNS15mQbigfpjzbBcQdk1Wm 9dLaH2FCklDsDLPkVWMl7jvG5mAA+2uKJstkRj6TvyYilxi3pXYVNWgY1K3r1IxvAmwimWvJPIr obNPo21rBtivgCvMqNM3ZBL74PZAOefxv7NyvbYqc9tecU3zU+yufeg7VP4ET7WdUQN4jNDZjXH iaFSiR6Wb0AeOGngfvcAuVhWsWp/+POcD2G+xufdsDASjAHZOpCqKsIUbV8dlsxuYkTk3PR1B10 KBMV3t1wlwKmfBFCIW/hXIfJXJupQiVbk2Y0HoZR21731WTY7d5tl/Hps6a1OlfFzvtpMJCZ0Ow PfIaDt17iWKfQg= X-Received: by 2002:a17:903:22d1:b0:2ae:a45b:42f7 with SMTP id d9443c01a7336-2b2817b3e21mr192446695ad.36.1775600551758; Tue, 07 Apr 2026 15:22:31 -0700 (PDT) From: Pierrick Bouvier To: qemu-devel@nongnu.org Cc: philmd@linaro.org, jim.macarthur@linaro.org, Paolo Bonzini , Richard Henderson , qemu-arm@nongnu.org, Pierrick Bouvier , Peter Maydell Subject: [PATCH v11 15/21] target/arm/tcg/translate.c: replace TCGv with TCGv_va Date: Tue, 7 Apr 2026 15:22:02 -0700 Message-ID: <20260407222208.271838-16-pierrick.bouvier@linaro.org> X-Mailer: git-send-email 2.47.3 In-Reply-To: <20260407222208.271838-1-pierrick.bouvier@linaro.org> References: <20260407222208.271838-1-pierrick.bouvier@linaro.org> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Received-SPF: pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; envelope-from=qemu-devel-bounces+importer=patchew.org@nongnu.org; helo=lists.gnu.org; Received-SPF: pass client-ip=2607:f8b0:4864:20::532; envelope-from=pierrick.bouvier@linaro.org; helo=mail-pg1-x532.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=unavailable autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: qemu development List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+importer=patchew.org@nongnu.org Sender: qemu-devel-bounces+importer=patchew.org@nongnu.org X-ZohoMail-DKIM: pass (identity @linaro.org) X-ZM-MESSAGEID: 1775676113716154100 Content-Type: text/plain; charset="utf-8" We know this file is for 32-bit runtime target, so we can set TCG_ADDRESS_BITS. TCG_TYPE_VA is derived accordingly and is already passed to translator_loop. Reviewed-by: Richard Henderson Signed-off-by: Pierrick Bouvier Reviewed-by: Philippe Mathieu-Daud=C3=A9 --- target/arm/tcg/translate.c | 29 +++++++++++++++-------------- 1 file changed, 15 insertions(+), 14 deletions(-) diff --git a/target/arm/tcg/translate.c b/target/arm/tcg/translate.c index fa4c7907dcd..0b3b4ab86be 100644 --- a/target/arm/tcg/translate.c +++ b/target/arm/tcg/translate.c @@ -22,7 +22,8 @@ =20 #include "translate.h" #include "translate-a32.h" -#include "tcg/tcg-op.h" +#define TCG_ADDRESS_BITS 32 +#include "tcg/tcg-op-mem.h" #include "qemu/log.h" #include "arm_ldst.h" #include "semihosting/semihost.h" @@ -910,14 +911,14 @@ MemOp pow2_align(unsigned i) * that the address argument is TCGv_i32 rather than TCGv. */ =20 -static TCGv gen_aa32_addr(DisasContext *s, TCGv_i32 a32, MemOp op) +static TCGv_va gen_aa32_addr(DisasContext *s, TCGv_i32 a32, MemOp op) { - TCGv addr =3D tcg_temp_new(); - tcg_gen_extu_i32_tl(addr, a32); + TCGv_va addr =3D tcgv_va_temp_new(); + tcg_gen_mov_i32(addr, a32); =20 /* Not needed for user-mode BE32, where we use MO_BE instead. */ if (!IS_USER_ONLY && s->sctlr_b && (op & MO_SIZE) < MO_32) { - tcg_gen_xori_tl(addr, addr, 4 - (1 << (op & MO_SIZE))); + tcg_gen_xori_i32(addr, addr, 4 - (1 << (op & MO_SIZE))); } return addr; } @@ -929,21 +930,21 @@ static TCGv gen_aa32_addr(DisasContext *s, TCGv_i32 a= 32, MemOp op) void gen_aa32_ld_internal_i32(DisasContext *s, TCGv_i32 val, TCGv_i32 a32, int index, MemOp opc) { - TCGv addr =3D gen_aa32_addr(s, a32, opc); + TCGv_va addr =3D gen_aa32_addr(s, a32, opc); tcg_gen_qemu_ld_i32(val, addr, index, opc); } =20 void gen_aa32_st_internal_i32(DisasContext *s, TCGv_i32 val, TCGv_i32 a32, int index, MemOp opc) { - TCGv addr =3D gen_aa32_addr(s, a32, opc); + TCGv_va addr =3D gen_aa32_addr(s, a32, opc); tcg_gen_qemu_st_i32(val, addr, index, opc); } =20 void gen_aa32_ld_internal_i64(DisasContext *s, TCGv_i64 val, TCGv_i32 a32, int index, MemOp opc) { - TCGv addr =3D gen_aa32_addr(s, a32, opc); + TCGv_va addr =3D gen_aa32_addr(s, a32, opc); =20 tcg_gen_qemu_ld_i64(val, addr, index, opc); =20 @@ -956,7 +957,7 @@ void gen_aa32_ld_internal_i64(DisasContext *s, TCGv_i64= val, void gen_aa32_st_internal_i64(DisasContext *s, TCGv_i64 val, TCGv_i32 a32, int index, MemOp opc) { - TCGv addr =3D gen_aa32_addr(s, a32, opc); + TCGv_va addr =3D gen_aa32_addr(s, a32, opc); =20 /* Not needed for user-mode BE32, where we use MO_BE instead. */ if (!IS_USER_ONLY && s->sctlr_b && (opc & MO_SIZE) =3D=3D MO_64) { @@ -2036,7 +2037,7 @@ static void gen_load_exclusive(DisasContext *s, int r= t, int rt2, * architecturally 64-bit access, but instead do a 64-bit access * using MO_BE if appropriate and then split the two halves. */ - TCGv taddr =3D gen_aa32_addr(s, addr, opc); + TCGv_va taddr =3D gen_aa32_addr(s, addr, opc); =20 tcg_gen_qemu_ld_i64(t64, taddr, get_mem_index(s), opc); tcg_gen_mov_i64(cpu_exclusive_val, t64); @@ -2065,7 +2066,7 @@ static void gen_store_exclusive(DisasContext *s, int = rd, int rt, int rt2, { TCGv_i32 t0, t1, t2; TCGv_i64 extaddr; - TCGv taddr; + TCGv_va taddr; TCGLabel *done_label; TCGLabel *fail_label; MemOp opc =3D size | MO_ALIGN | s->be_data; @@ -3792,7 +3793,7 @@ static void do_ldrd_load(DisasContext *s, TCGv_i32 ad= dr, int rt, int rt2) */ int mem_idx =3D get_mem_index(s); MemOp opc =3D MO_64 | MO_ALIGN_4 | MO_ATOM_SUBALIGN | s->be_data; - TCGv taddr =3D gen_aa32_addr(s, addr, opc); + TCGv_va taddr =3D gen_aa32_addr(s, addr, opc); TCGv_i64 t64 =3D tcg_temp_new_i64(); TCGv_i32 tmp =3D tcg_temp_new_i32(); TCGv_i32 tmp2 =3D tcg_temp_new_i32(); @@ -3847,7 +3848,7 @@ static void do_strd_store(DisasContext *s, TCGv_i32 a= ddr, int rt, int rt2) */ int mem_idx =3D get_mem_index(s); MemOp opc =3D MO_64 | MO_ALIGN_4 | MO_ATOM_SUBALIGN | s->be_data; - TCGv taddr =3D gen_aa32_addr(s, addr, opc); + TCGv_va taddr =3D gen_aa32_addr(s, addr, opc); TCGv_i32 t1 =3D load_reg(s, rt); TCGv_i32 t2 =3D load_reg(s, rt2); TCGv_i64 t64 =3D tcg_temp_new_i64(); @@ -4068,7 +4069,7 @@ DO_LDST(STRH, store, MO_UW) static bool op_swp(DisasContext *s, arg_SWP *a, MemOp opc) { TCGv_i32 addr, tmp; - TCGv taddr; + TCGv_va taddr; =20 opc |=3D s->be_data; addr =3D load_reg(s, a->rn); --=20 2.47.3