From nobody Sat Apr 11 20:10:30 2026 Delivered-To: importer@patchew.org Authentication-Results: mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=pass(p=none dis=none) header.from=linaro.org ARC-Seal: i=1; a=rsa-sha256; t=1775488099; cv=none; d=zohomail.com; s=zohoarc; b=LUSypdU908InteTxyWUjUY4O8GKunq0OeSPtpHKSdkxdku8ogMC5qr+TO0Q3USgfCFUjpnTDQTIq6wBkJKi+bYo8y25GF2SVHibZr/9ggedt8Oj38vM7tN/LC46mLDlIwPHj/YcHe9QhhyAf68wiRUJk4e+dEcNDtwQZC4qN2pA= ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=zohomail.com; s=zohoarc; t=1775488099; h=Content-Transfer-Encoding:Cc:Cc:Date:Date:From:From:In-Reply-To:List-Subscribe:List-Post:List-Id:List-Archive:List-Help:List-Unsubscribe:MIME-Version:Message-ID:References:Sender:Subject:Subject:To:To:Message-Id:Reply-To; bh=1L86uxagesTAR2MbXgeWPsQvtTYWrgsau2aa3Y7nNBA=; b=Fv0CKeJ4YEk4/5hycxodDas7fC+XI0fMyptvNd6GrTWEq/2Vr6om9WNlUkBoTq8SBnq4ydTSkfcChFUiunM+0bMwjVdpQLxhbzZg8mIhw1wNNrX8XoFJ6NO/sLJcJ1WIcDBaTUyx/fEd31hAfaieLmrenvI7h+XBe88v6npWF0I= ARC-Authentication-Results: i=1; mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=pass header.from= (p=none dis=none) Return-Path: Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) by mx.zohomail.com with SMTPS id 177548809961156.119302842030834; Mon, 6 Apr 2026 08:08:19 -0700 (PDT) Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1w9lVo-0003Ab-VG; Mon, 06 Apr 2026 11:05:12 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1w9lVm-00038a-HX for qemu-devel@nongnu.org; Mon, 06 Apr 2026 11:05:10 -0400 Received: from mail-pl1-x631.google.com ([2607:f8b0:4864:20::631]) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1w9lVj-00045t-Vq for qemu-devel@nongnu.org; Mon, 06 Apr 2026 11:05:10 -0400 Received: by mail-pl1-x631.google.com with SMTP id d9443c01a7336-2adff872068so18073575ad.1 for ; Mon, 06 Apr 2026 08:05:07 -0700 (PDT) Received: from pc.taild8403c.ts.net (216-71-219-44.dyn.novuscom.net. [216.71.219.44]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-2b274979d72sm137770075ad.51.2026.04.06.08.05.05 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 06 Apr 2026 08:05:05 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1775487906; x=1776092706; darn=nongnu.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=1L86uxagesTAR2MbXgeWPsQvtTYWrgsau2aa3Y7nNBA=; b=L+jQxzTIy4oVVptSsNeSLiGu+N3q4LUe4w+8TB0HOdYd9cHlcVerF7lGz6tMeaJ89B 5Ffe8FamwIKcbjRg3cHL4b60wWbQnm0NlV2ZvrW+r2/xYBs7iYNkYWDVNsnxr8+Jkj2y 4GG6P3qazuZuxMtcSDQTnzLKA8P0RToMi13H4zry+OdJUKrkujgpGFX80Y3opM/Htz3d MVCa++l08HDcdp9nJqhY2ZrIspKx3SvFBfX/IEXM4GrfsfbZg9nmjKEjckVj/cKhoG58 KRJWgxHfjFk8qiiZszcwRH2bGFsBGyQFahsEKM6ll0uKeCbMCbv4D7oS0qRbsQloHzqz PnLA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1775487906; x=1776092706; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=1L86uxagesTAR2MbXgeWPsQvtTYWrgsau2aa3Y7nNBA=; b=Kt2Jq3+N9otPVsu3wEjRE1JDPCCdsSDtQRIjtvQ2Q/w7VOTkvS7/yLkAySaIKmhAzQ p5uefjvcPFABj8SF6x8JAQiTJ9UGQRTu12uSmr07GdP2SIQJwBPUKyle8v1oAnQd6IhO giHDPU/iLsH3HR1pZjm4H7HGjmIJx+0Z6bb+LUrgpwaIQrCSVwWDDU/JIjki0djU3x7Q HQNIK6Dy+036TEgA4FjZELohMnAN4ZUlu3TSWgsIlBJz+7qhLNNt18XKkORvkpm/1mZE dwtPj9upYMaCe+rh7u+4l23amfFaunoK5FAdpcfCPCXWUKH4Fmwd60wUGzJ4avRPSHFU Lo7w== X-Gm-Message-State: AOJu0YyI+SSawLUnGlRqOHkj5tby+Y2X8hWsXFihGH4Le3xdAFDEXA2E 93C3rzkuGj8fC97QcexZqVzCHWVUI14h0wjB9vUoKPacl91d6cb76K/cyiF7+Jn5owME4ODOB9n bx7ExaqDBZQ== X-Gm-Gg: AeBDieuiHYyZUoAfI8NmDZaAQJRnRsMI5hMcZqemxZg4rd7b2Fz2S8ujBa3tDwLeBjg gIAWNDUomo+6ulmCo+kwnwl2SAfa4YoZvnZM5yzCjngC+r09cfUHamSp0+I4ScAaXXjObRX25r9 bb1RAc56XJlcuPpCTmAG5GC8dnL66K3uU8JrRkdftgBSMQpFUUTH+CVjbkIYsMpJkkTIHZu3GgS MIfeDKIrA8UzLF3f4Ymm1uEkCv1BEi0OHiu79GrbVS/6bQ1IZ8vt+rfTIhoFyn/O7gHFN4XM1gz Su98qcOlN6iMMipH8REtlxCY9823nB8Zu/oawPfR4Gte6M7h/dKJYZiLcNrtUazbNhdswcJ2aVf rNyoZNenKXFgeh7k9V8Do7jkAWz7HbZbAWSQ+ogI6y9Yk02O5cnqfzNsGp+mYAXoFVyaluwD8/R oUxwU7FsToVQ/ayoMQRzgzgXnkxFIAwVZi4o/esTP1OQcSbohFL2+xQSFDBclKsSpE8uC32Ynmy WOI X-Received: by 2002:a17:903:2ec8:b0:2ae:59a9:639d with SMTP id d9443c01a7336-2b2817cc36bmr143376475ad.4.1775487906168; Mon, 06 Apr 2026 08:05:06 -0700 (PDT) From: Pierrick Bouvier To: qemu-devel@nongnu.org Cc: qemu-arm@nongnu.org, Pierrick Bouvier , Peter Maydell , philmd@linaro.org, jim.macarthur@linaro.org, Paolo Bonzini , Richard Henderson Subject: [PATCH v7 13/14] tcg/translator: add parameter to translator_loop for current addr type Date: Mon, 6 Apr 2026 08:04:33 -0700 Message-ID: <20260406150434.407201-14-pierrick.bouvier@linaro.org> X-Mailer: git-send-email 2.47.3 In-Reply-To: <20260406150434.407201-1-pierrick.bouvier@linaro.org> References: <20260406150434.407201-1-pierrick.bouvier@linaro.org> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Received-SPF: pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; envelope-from=qemu-devel-bounces+importer=patchew.org@nongnu.org; helo=lists.gnu.org; Received-SPF: pass client-ip=2607:f8b0:4864:20::631; envelope-from=pierrick.bouvier@linaro.org; helo=mail-pl1-x631.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=unavailable autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: qemu development List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+importer=patchew.org@nongnu.org Sender: qemu-devel-bounces+importer=patchew.org@nongnu.org X-ZohoMail-DKIM: pass (identity @linaro.org) X-ZM-MESSAGEID: 1775488101522154100 Content-Type: text/plain; charset="utf-8" With TCG_ADDRESS_BITS mechanism, it's now possible to specify which variant every source file is written for. Compared to before, it means that addr_type will now vary per tb translation, where it was constant for a given target previously. Thus, we add a parameter to translator_loop(). Since all targets for now still use default target addr type, we add a simple helper returning this value based on target_long_bits(). This will allow us to convert targets one by one. Signed-off-by: Pierrick Bouvier --- include/exec/translator.h | 4 +++- include/tcg/tcg.h | 5 +++++ accel/tcg/translator.c | 4 +++- target/alpha/translate.c | 3 ++- target/arm/tcg/translate.c | 3 ++- target/avr/translate.c | 3 ++- target/hexagon/translate.c | 3 ++- target/hppa/translate.c | 3 ++- target/i386/tcg/translate.c | 3 ++- target/loongarch/tcg/translate.c | 3 ++- target/m68k/translate.c | 3 ++- target/microblaze/translate.c | 3 ++- target/mips/tcg/translate.c | 3 ++- target/or1k/translate.c | 3 ++- target/ppc/translate.c | 3 ++- target/riscv/translate.c | 3 ++- target/rx/translate.c | 3 ++- target/s390x/tcg/translate.c | 3 ++- target/sh4/translate.c | 3 ++- target/sparc/translate.c | 3 ++- target/tricore/translate.c | 3 ++- target/xtensa/translate.c | 3 ++- 22 files changed, 49 insertions(+), 21 deletions(-) diff --git a/include/exec/translator.h b/include/exec/translator.h index 8d343627bd9..c1d31e06b53 100644 --- a/include/exec/translator.h +++ b/include/exec/translator.h @@ -20,6 +20,7 @@ =20 #include "exec/memop.h" #include "exec/vaddr.h" +#include "tcg/tcg.h" =20 /** * DisasJumpType: @@ -132,6 +133,7 @@ typedef struct TranslatorOps { * @host_pc: host physical program counter address * @ops: Target-specific operations. * @db: Disassembly context. + * @addr_type: TCG Type for addresses (TCGv_va). * * Generic translator loop. * @@ -147,7 +149,7 @@ typedef struct TranslatorOps { */ void translator_loop(CPUState *cpu, TranslationBlock *tb, int *max_insns, vaddr pc, void *host_pc, const TranslatorOps *ops, - DisasContextBase *db); + DisasContextBase *db, TCGType addr_type); =20 /** * translator_use_goto_tb diff --git a/include/tcg/tcg.h b/include/tcg/tcg.h index 45c7e118c3d..f8301d98623 100644 --- a/include/tcg/tcg.h +++ b/include/tcg/tcg.h @@ -166,6 +166,11 @@ static inline int tcg_type_size(TCGType t) =20 typedef tcg_target_ulong TCGArg; =20 +static inline TCGType tcg_default_addr_type(void) +{ + return target_long_bits() =3D=3D 32 ? TCG_TYPE_I32 : TCG_TYPE_I64; +} + /* Define type and accessor macros for TCG variables. =20 TCG variables are the inputs and outputs of TCG ops, as described diff --git a/accel/tcg/translator.c b/accel/tcg/translator.c index f3eddcbb2e8..cd7d079fe05 100644 --- a/accel/tcg/translator.c +++ b/accel/tcg/translator.c @@ -121,13 +121,15 @@ bool translator_use_goto_tb(DisasContextBase *db, vad= dr dest) =20 void translator_loop(CPUState *cpu, TranslationBlock *tb, int *max_insns, vaddr pc, void *host_pc, const TranslatorOps *ops, - DisasContextBase *db) + DisasContextBase *db, TCGType addr_type) { uint32_t cflags =3D tb_cflags(tb); TCGOp *icount_start_insn; TCGOp *first_insn_start =3D NULL; bool plugin_enabled; =20 + tcg_ctx->addr_type =3D addr_type; + /* Initialize DisasContext */ db->tb =3D tb; db->pc_first =3D pc; diff --git a/target/alpha/translate.c b/target/alpha/translate.c index 4d22d7d5a45..24c556bffc0 100644 --- a/target/alpha/translate.c +++ b/target/alpha/translate.c @@ -2953,5 +2953,6 @@ void alpha_translate_code(CPUState *cpu, TranslationB= lock *tb, int *max_insns, vaddr pc, void *host_pc) { DisasContext dc; - translator_loop(cpu, tb, max_insns, pc, host_pc, &alpha_tr_ops, &dc.ba= se); + translator_loop(cpu, tb, max_insns, pc, host_pc, &alpha_tr_ops, &dc.ba= se, + tcg_default_addr_type()); } diff --git a/target/arm/tcg/translate.c b/target/arm/tcg/translate.c index 204f9657993..ebcf68aea97 100644 --- a/target/arm/tcg/translate.c +++ b/target/arm/tcg/translate.c @@ -6891,5 +6891,6 @@ void arm_translate_code(CPUState *cpu, TranslationBlo= ck *tb, } #endif =20 - translator_loop(cpu, tb, max_insns, pc, host_pc, ops, &dc.base); + translator_loop(cpu, tb, max_insns, pc, host_pc, ops, &dc.base, + tcg_default_addr_type()); } diff --git a/target/avr/translate.c b/target/avr/translate.c index 649dd4b0112..e7c894b578f 100644 --- a/target/avr/translate.c +++ b/target/avr/translate.c @@ -2802,5 +2802,6 @@ void avr_cpu_translate_code(CPUState *cs, Translation= Block *tb, int *max_insns, vaddr pc, void *host_pc) { DisasContext dc =3D { }; - translator_loop(cs, tb, max_insns, pc, host_pc, &avr_tr_ops, &dc.base); + translator_loop(cs, tb, max_insns, pc, host_pc, &avr_tr_ops, &dc.base, + tcg_default_addr_type()); } diff --git a/target/hexagon/translate.c b/target/hexagon/translate.c index 633401451d8..222e19c707e 100644 --- a/target/hexagon/translate.c +++ b/target/hexagon/translate.c @@ -1077,7 +1077,8 @@ void hexagon_translate_code(CPUState *cs, Translation= Block *tb, DisasContext ctx; =20 translator_loop(cs, tb, max_insns, pc, host_pc, - &hexagon_tr_ops, &ctx.base); + &hexagon_tr_ops, &ctx.base, + tcg_default_addr_type()); } =20 #define NAME_LEN 64 diff --git a/target/hppa/translate.c b/target/hppa/translate.c index 70c20c00377..7cc260359a4 100644 --- a/target/hppa/translate.c +++ b/target/hppa/translate.c @@ -4899,5 +4899,6 @@ void hppa_translate_code(CPUState *cs, TranslationBlo= ck *tb, int *max_insns, vaddr pc, void *host_pc) { DisasContext ctx =3D { }; - translator_loop(cs, tb, max_insns, pc, host_pc, &hppa_tr_ops, &ctx.bas= e); + translator_loop(cs, tb, max_insns, pc, host_pc, &hppa_tr_ops, &ctx.bas= e, + tcg_default_addr_type()); } diff --git a/target/i386/tcg/translate.c b/target/i386/tcg/translate.c index 14210d569f7..261f2f928b3 100644 --- a/target/i386/tcg/translate.c +++ b/target/i386/tcg/translate.c @@ -3615,5 +3615,6 @@ void x86_translate_code(CPUState *cpu, TranslationBlo= ck *tb, { DisasContext dc; =20 - translator_loop(cpu, tb, max_insns, pc, host_pc, &i386_tr_ops, &dc.bas= e); + translator_loop(cpu, tb, max_insns, pc, host_pc, &i386_tr_ops, &dc.bas= e, + tcg_default_addr_type()); } diff --git a/target/loongarch/tcg/translate.c b/target/loongarch/tcg/transl= ate.c index b9ed13d19c6..d3a03619e27 100644 --- a/target/loongarch/tcg/translate.c +++ b/target/loongarch/tcg/translate.c @@ -342,7 +342,8 @@ void loongarch_translate_code(CPUState *cs, Translation= Block *tb, DisasContext ctx; =20 translator_loop(cs, tb, max_insns, pc, host_pc, - &loongarch_tr_ops, &ctx.base); + &loongarch_tr_ops, &ctx.base, + tcg_default_addr_type()); } =20 void loongarch_translate_init(void) diff --git a/target/m68k/translate.c b/target/m68k/translate.c index abc1c79f3cd..8e484cf36ea 100644 --- a/target/m68k/translate.c +++ b/target/m68k/translate.c @@ -6126,7 +6126,8 @@ void m68k_translate_code(CPUState *cpu, TranslationBl= ock *tb, int *max_insns, vaddr pc, void *host_pc) { DisasContext dc; - translator_loop(cpu, tb, max_insns, pc, host_pc, &m68k_tr_ops, &dc.bas= e); + translator_loop(cpu, tb, max_insns, pc, host_pc, &m68k_tr_ops, &dc.bas= e, + tcg_default_addr_type()); } =20 static double floatx80_to_double(CPUM68KState *env, uint16_t high, uint64_= t low) diff --git a/target/microblaze/translate.c b/target/microblaze/translate.c index 2af67beecec..fdbf493145d 100644 --- a/target/microblaze/translate.c +++ b/target/microblaze/translate.c @@ -1788,7 +1788,8 @@ void mb_translate_code(CPUState *cpu, TranslationBloc= k *tb, int *max_insns, vaddr pc, void *host_pc) { DisasContext dc; - translator_loop(cpu, tb, max_insns, pc, host_pc, &mb_tr_ops, &dc.base); + translator_loop(cpu, tb, max_insns, pc, host_pc, &mb_tr_ops, &dc.base, + tcg_default_addr_type()); } =20 void mb_cpu_dump_state(CPUState *cs, FILE *f, int flags) diff --git a/target/mips/tcg/translate.c b/target/mips/tcg/translate.c index 54849e9ff1a..08b69716e40 100644 --- a/target/mips/tcg/translate.c +++ b/target/mips/tcg/translate.c @@ -15242,7 +15242,8 @@ void mips_translate_code(CPUState *cs, TranslationB= lock *tb, { DisasContext ctx; =20 - translator_loop(cs, tb, max_insns, pc, host_pc, &mips_tr_ops, &ctx.bas= e); + translator_loop(cs, tb, max_insns, pc, host_pc, &mips_tr_ops, &ctx.bas= e, + tcg_default_addr_type()); } =20 void mips_tcg_init(void) diff --git a/target/or1k/translate.c b/target/or1k/translate.c index de81dc6ef8d..11aaa1084a2 100644 --- a/target/or1k/translate.c +++ b/target/or1k/translate.c @@ -1647,7 +1647,8 @@ void openrisc_translate_code(CPUState *cs, Translatio= nBlock *tb, DisasContext ctx; =20 translator_loop(cs, tb, max_insns, pc, host_pc, - &openrisc_tr_ops, &ctx.base); + &openrisc_tr_ops, &ctx.base, + tcg_default_addr_type()); } =20 void openrisc_cpu_dump_state(CPUState *cs, FILE *f, int flags) diff --git a/target/ppc/translate.c b/target/ppc/translate.c index a09a6df93fd..2f8b0061ff5 100644 --- a/target/ppc/translate.c +++ b/target/ppc/translate.c @@ -6719,5 +6719,6 @@ void ppc_translate_code(CPUState *cs, TranslationBloc= k *tb, { DisasContext ctx; =20 - translator_loop(cs, tb, max_insns, pc, host_pc, &ppc_tr_ops, &ctx.base= ); + translator_loop(cs, tb, max_insns, pc, host_pc, &ppc_tr_ops, &ctx.base, + tcg_default_addr_type()); } diff --git a/target/riscv/translate.c b/target/riscv/translate.c index cb4f4436018..3706359f516 100644 --- a/target/riscv/translate.c +++ b/target/riscv/translate.c @@ -1440,7 +1440,8 @@ void riscv_translate_code(CPUState *cs, TranslationBl= ock *tb, { DisasContext ctx; =20 - translator_loop(cs, tb, max_insns, pc, host_pc, &riscv_tr_ops, &ctx.ba= se); + translator_loop(cs, tb, max_insns, pc, host_pc, &riscv_tr_ops, &ctx.ba= se, + tcg_default_addr_type()); } =20 void riscv_translate_init(void) diff --git a/target/rx/translate.c b/target/rx/translate.c index a245b9db8fe..2f3d01d22a8 100644 --- a/target/rx/translate.c +++ b/target/rx/translate.c @@ -2270,7 +2270,8 @@ void rx_translate_code(CPUState *cs, TranslationBlock= *tb, { DisasContext dc; =20 - translator_loop(cs, tb, max_insns, pc, host_pc, &rx_tr_ops, &dc.base); + translator_loop(cs, tb, max_insns, pc, host_pc, &rx_tr_ops, &dc.base, + tcg_default_addr_type()); } =20 #define ALLOC_REGISTER(sym, name) \ diff --git a/target/s390x/tcg/translate.c b/target/s390x/tcg/translate.c index 92344441878..f8f134ee99b 100644 --- a/target/s390x/tcg/translate.c +++ b/target/s390x/tcg/translate.c @@ -6509,7 +6509,8 @@ void s390x_translate_code(CPUState *cs, TranslationBl= ock *tb, { DisasContext dc; =20 - translator_loop(cs, tb, max_insns, pc, host_pc, &s390x_tr_ops, &dc.bas= e); + translator_loop(cs, tb, max_insns, pc, host_pc, &s390x_tr_ops, &dc.bas= e, + tcg_default_addr_type()); } =20 void s390x_restore_state_to_opc(CPUState *cs, diff --git a/target/sh4/translate.c b/target/sh4/translate.c index b1057727c55..ee0848d131b 100644 --- a/target/sh4/translate.c +++ b/target/sh4/translate.c @@ -2316,5 +2316,6 @@ void sh4_translate_code(CPUState *cs, TranslationBloc= k *tb, { DisasContext ctx; =20 - translator_loop(cs, tb, max_insns, pc, host_pc, &sh4_tr_ops, &ctx.base= ); + translator_loop(cs, tb, max_insns, pc, host_pc, &sh4_tr_ops, &ctx.base, + tcg_default_addr_type()); } diff --git a/target/sparc/translate.c b/target/sparc/translate.c index 7e8558dbbd8..c2c446f1407 100644 --- a/target/sparc/translate.c +++ b/target/sparc/translate.c @@ -5853,7 +5853,8 @@ void sparc_translate_code(CPUState *cs, TranslationBl= ock *tb, { DisasContext dc =3D {}; =20 - translator_loop(cs, tb, max_insns, pc, host_pc, &sparc_tr_ops, &dc.bas= e); + translator_loop(cs, tb, max_insns, pc, host_pc, &sparc_tr_ops, &dc.bas= e, + tcg_default_addr_type()); } =20 void sparc_tcg_init(void) diff --git a/target/tricore/translate.c b/target/tricore/translate.c index 0eaf7a82f87..4f264987853 100644 --- a/target/tricore/translate.c +++ b/target/tricore/translate.c @@ -8500,7 +8500,8 @@ void tricore_translate_code(CPUState *cs, Translation= Block *tb, { DisasContext ctx; translator_loop(cs, tb, max_insns, pc, host_pc, - &tricore_tr_ops, &ctx.base); + &tricore_tr_ops, &ctx.base, + tcg_default_addr_type()); } =20 /* diff --git a/target/xtensa/translate.c b/target/xtensa/translate.c index 5e3707d3fdf..3fe7558bc52 100644 --- a/target/xtensa/translate.c +++ b/target/xtensa/translate.c @@ -1233,7 +1233,8 @@ void xtensa_translate_code(CPUState *cpu, Translation= Block *tb, { DisasContext dc =3D {}; translator_loop(cpu, tb, max_insns, pc, host_pc, - &xtensa_translator_ops, &dc.base); + &xtensa_translator_ops, &dc.base, + tcg_default_addr_type()); } =20 void xtensa_cpu_dump_state(CPUState *cs, FILE *f, int flags) --=20 2.47.3