From nobody Sat Apr 11 20:14:29 2026 Delivered-To: importer@patchew.org Authentication-Results: mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=pass(p=reject dis=none) header.from=sifive.com ARC-Seal: i=1; a=rsa-sha256; t=1775138020; cv=none; d=zohomail.com; s=zohoarc; b=P6cBRaigISgKSFcb9/Q9Kla6/IkQhbWYeX6E5Thn186k6sswt1VDljtE8MZ04b18IrqVWS0D1duHW1IaBQNsouHHNTFjP4eHH70R8onPgGlnfBSqvq/HJ1Cxd0+/nl0bCakAj5K8mwFmPJkUBnLlbBtFsMZdyEgMr43FUJ+AVaw= ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=zohomail.com; s=zohoarc; t=1775138020; h=Content-Transfer-Encoding:Cc:Cc:Date:Date:From:From:In-Reply-To:List-Subscribe:List-Post:List-Id:List-Archive:List-Help:List-Unsubscribe:MIME-Version:Message-ID:References:Sender:Subject:Subject:To:To:Message-Id:Reply-To; bh=AMFr2FjbIltiKUqGzYVREKwK9/NwicfF881etftmddk=; b=aMQhnQOt2mOsuaad7KB7UNhk+77n8trsG0EJjWtmzmMhzoABv89/RCfmc5fBbNzPa9ggiSy7N+fu/K0nIAZhSNrXk1I+KmLBu+mSshaz1XX8cDqF3v86QOHQgIXf86urlyrnbCw11c/Q7L2EzOy8bBuCLmeirX6Pd8Hwf0lHcgY= ARC-Authentication-Results: i=1; mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=pass header.from= (p=reject dis=none) Return-Path: Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) by mx.zohomail.com with SMTPS id 1775138020673680.1977165046027; Thu, 2 Apr 2026 06:53:40 -0700 (PDT) Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1w8ILL-0008Tq-DL; Thu, 02 Apr 2026 09:44:19 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1w8IL8-0005fW-W0 for qemu-devel@nongnu.org; Thu, 02 Apr 2026 09:44:10 -0400 Received: from mail-pj1-x102c.google.com ([2607:f8b0:4864:20::102c]) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1w8HXZ-0008Nx-5y for qemu-devel@nongnu.org; Thu, 02 Apr 2026 08:52:55 -0400 Received: by mail-pj1-x102c.google.com with SMTP id 98e67ed59e1d1-35c238f1063so512664a91.1 for ; Thu, 02 Apr 2026 05:52:49 -0700 (PDT) Received: from duncan.localdomain (114-35-142-126.hinet-ip.hinet.net. [114.35.142.126]) by smtp.gmail.com with ESMTPSA id 98e67ed59e1d1-35dd35364edsm2730032a91.0.2026.04.02.05.52.46 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 02 Apr 2026 05:52:48 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=sifive.com; s=google; t=1775134368; x=1775739168; darn=nongnu.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=AMFr2FjbIltiKUqGzYVREKwK9/NwicfF881etftmddk=; b=aPt2qn2DCnt+P14hc9uizPamYiHU09cAaaAPhfZp+xJSTxmIS88jS8c0x4kF7XK5T9 LhWyt+QQNqBsbuPg41y20mdkoPne1a6fBw+mq/mLMwdACQcPx1h4GQ10kjlbACHwYSyw E8Bo/cnYnrQcN9IRUoAn746um2ryPXYcMfbI8keh9t171dmPfozj00RHoZO4mYDgmviF 3D0SxPr0M+WUPvDnSxzpoStiu9GoIA35gucM2MT2iSjAksK/Y2hUaDET6tU9kz3JFV4I j6uCSuqC6QWqWH04Jhk4EcEIZjtj/G4vyW5ycHDmefrEQh7F5I1xN7z3BZpf1WvrVVGU fZ4w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1775134368; x=1775739168; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=AMFr2FjbIltiKUqGzYVREKwK9/NwicfF881etftmddk=; b=XWYZtvASlm6W+3nl+3iXGuqnbrJgnCO22T1CCR1XO9kcBArWYiofJOrQVn+bfko+Z9 iqNE1DYhRaAlWAgf4CasUGZzRZUEVWsWdcNm1L7l1aRzlRkM/2ectuyzeuL4ILnp2qNe rK5x/VLbyjdq+fwXeLQ8Fio9mf1nGTOWdN1U3wZomtOjlWJZfn43Or/AF2WXZWgT040s KBPzjKcTiZhxornY0vpkSqRq0qLPL5kpftoIClLMAdEKm/xMIMq/rfdrVp3RxWP/o8Rk aSOOB8cSCmU4bL5BNAe30U3IvLxvqBPlAil7cGqcJH9/mmD3DRGhFqLWFuDqccEXTgrE Ojwg== X-Gm-Message-State: AOJu0YyoFuY6Q7WoM9DDUwDkaPu4Zqc+pep60Cemlg1nsNwcUuiBzzZi 5QnP+EZw+Gjjd8jVOwTxK+mhearBmGKpoORKA7McsJEBeeY96ywL6YO+otTGF8vysMAxrwAYz4X 3NiYUMPw6wNIS1hx7R2z4/dZcr1P9xm/sW3we89EeXI2o9K4QTUBllaOP10KGCp5hgZVGq2WnpV b26KmzufxYopAgJ+AHwcsgOVlk01RW3r4Gizf8nt0= X-Gm-Gg: AeBDiesIPzlpsow2BShErHCFXjbj9/NbwWykMc2C2DIzdsBQN0vJ4togpKk4P5qZENX HoP5Zk4Gt0DSS3macP+YY3mTgEuXI1e+iMJVu6rGaZ88yCz6DT8aIqwoUKgOfN77sNOfn//DLHJ N/8F4xuYmQoC4u7uZOSeTmlDEqztRYoS3Q2XqF0yNz8P/VGYFz+0/I6Ol1mueGSdeLBTL3XpWzj X0VqwhbFEXVzLsjCpbIC2GwdW14c04c6SGgw+EWKpMiMMTQ8z3hLJnBnQ0s/ERqpNObkrb/RkuD vkT5+RJ1ERatogvV4uJ0UfHJeJidDAfKUo+p8x3RC8ImTaaezNzKKgbWmtzau6JnIO1MgXo8C+o 4w04NSG8uBmID7JHww5+dcfvi5eEoqWeDBZdL3D1CGTlNaniTG+ybBTOw03a61eVyLmxDxJfSqv b3wJWiIMfQA+wOjGhucPWXl47ESw6epMf3Z9sQb7Rywh0H12KqblCGwciLjAjiv8GW6uiFazApi M/vuo06SGVczPpbXgUAhsuggPMzuVKukn3knw== X-Received: by 2002:a17:90a:c110:b0:35b:9c97:3d18 with SMTP id 98e67ed59e1d1-35dc6eae327mr6826664a91.12.1775134368339; Thu, 02 Apr 2026 05:52:48 -0700 (PDT) From: Max Chou To: qemu-devel@nongnu.org, qemu-riscv@nongnu.org Cc: Palmer Dabbelt , Alistair Francis , Weiwei Li , Daniel Henrique Barboza , Liu Zhiwei , Chao Liu , Max Chou , Daniel Henrique Barboza , Nutty Liu Subject: [PATCH v6 3/9] target/riscv: rvv: Add new VTYPE CSR field - altfmt Date: Thu, 2 Apr 2026 20:52:28 +0800 Message-ID: <20260402125234.1371897-4-max.chou@sifive.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260402125234.1371897-1-max.chou@sifive.com> References: <20260402125234.1371897-1-max.chou@sifive.com> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Received-SPF: pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; envelope-from=qemu-devel-bounces+importer=patchew.org@nongnu.org; helo=lists.gnu.org; Received-SPF: pass client-ip=2607:f8b0:4864:20::102c; envelope-from=max.chou@sifive.com; helo=mail-pj1-x102c.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=unavailable autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: qemu development List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+importer=patchew.org@nongnu.org Sender: qemu-devel-bounces+importer=patchew.org@nongnu.org X-ZohoMail-DKIM: pass (identity @sifive.com) X-ZM-MESSAGEID: 1775138023074154100 Content-Type: text/plain; charset="utf-8" According to the Zvfbfa ISA spec v0.1, the vtype CSR adds a new field: altfmt for BF16 support. This update changes the layout of the vtype CSR fields. - Removed VEDIV field (bits 8-9) since EDIV extension is not planned to be part of the base V extension - Added ALTFMT field at bit 8 - Changed RESERVED field to start from bit 9 instead of bit 10 When Zvfbfa is disabled, bits 8+ are treated as reserved (preserving existing behavior for altfmt bit). When Zvfbfa is enabled, only bits 9+ are reserved. Reference: - https://github.com/riscvarchive/riscv-v-spec/blob/master/ediv.adoc Reviewed-by: Daniel Henrique Barboza Reviewed-by: Chao Liu Reviewed-by: Nutty Liu Reviewed-by: Alistair Francis Signed-off-by: Max Chou --- target/riscv/cpu.h | 4 ++-- target/riscv/vector_helper.c | 39 +++++++++++++++++++++++++++++++----- 2 files changed, 36 insertions(+), 7 deletions(-) diff --git a/target/riscv/cpu.h b/target/riscv/cpu.h index 35d1f6362c..962cc45073 100644 --- a/target/riscv/cpu.h +++ b/target/riscv/cpu.h @@ -191,8 +191,8 @@ FIELD(VTYPE, VLMUL, 0, 3) FIELD(VTYPE, VSEW, 3, 3) FIELD(VTYPE, VTA, 6, 1) FIELD(VTYPE, VMA, 7, 1) -FIELD(VTYPE, VEDIV, 8, 2) -FIELD(VTYPE, RESERVED, 10, sizeof(target_ulong) * 8 - 11) +FIELD(VTYPE, ALTFMT, 8, 1) +FIELD(VTYPE, RESERVED, 9, sizeof(target_ulong) * 8 - 10) =20 typedef struct PMUCTRState { /* Current value of a counter */ diff --git a/target/riscv/vector_helper.c b/target/riscv/vector_helper.c index 83dd26314d..63ca6fe16b 100644 --- a/target/riscv/vector_helper.c +++ b/target/riscv/vector_helper.c @@ -33,6 +33,22 @@ #include "vector_internals.h" #include =20 +static target_ulong vtype_reserved(CPURISCVState *env, target_ulong vtype) +{ + int xlen =3D riscv_cpu_xlen(env); + target_ulong reserved =3D 0; + + if (riscv_cpu_cfg(env)->ext_zvfbfa) { + reserved =3D vtype & MAKE_64BIT_MASK(R_VTYPE_RESERVED_SHIFT, + xlen - 1 - R_VTYPE_RESERVED_SHI= FT); + } else { + reserved =3D vtype & MAKE_64BIT_MASK(R_VTYPE_ALTFMT_SHIFT, + xlen - 1 - R_VTYPE_ALTFMT_SHIFT= ); + } + + return reserved; +} + target_ulong HELPER(vsetvl)(CPURISCVState *env, target_ulong s1, target_ulong s2, target_ulong x0) { @@ -41,12 +57,10 @@ target_ulong HELPER(vsetvl)(CPURISCVState *env, target_= ulong s1, uint64_t vlmul =3D FIELD_EX64(s2, VTYPE, VLMUL); uint8_t vsew =3D FIELD_EX64(s2, VTYPE, VSEW); uint16_t sew =3D 8 << vsew; - uint8_t ediv =3D FIELD_EX64(s2, VTYPE, VEDIV); + uint8_t altfmt =3D FIELD_EX64(s2, VTYPE, ALTFMT); + bool ill_altfmt =3D true; int xlen =3D riscv_cpu_xlen(env); bool vill =3D (s2 >> (xlen - 1)) & 0x1; - target_ulong reserved =3D s2 & - MAKE_64BIT_MASK(R_VTYPE_RESERVED_SHIFT, - xlen - 1 - R_VTYPE_RESERVED_SH= IFT); uint16_t vlen =3D cpu->cfg.vlenb << 3; int8_t lmul; =20 @@ -63,7 +77,22 @@ target_ulong HELPER(vsetvl)(CPURISCVState *env, target_u= long s1, } } =20 - if ((sew > cpu->cfg.elen) || vill || (ediv !=3D 0) || (reserved !=3D 0= )) { + switch (vsew) { + case MO_8: + ill_altfmt &=3D !(cpu->cfg.ext_zvfbfa); + break; + case MO_16: + ill_altfmt &=3D !(cpu->cfg.ext_zvfbfa); + break; + default: + break; + } + + if (altfmt && ill_altfmt) { + vill =3D true; + } + + if ((sew > cpu->cfg.elen) || vill || (vtype_reserved(env, s2) !=3D 0))= { /* only set vill bit. */ env->vill =3D 1; env->vtype =3D 0; --=20 2.52.0