From nobody Tue Apr 7 16:16:02 2026 Delivered-To: importer@patchew.org Authentication-Results: mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; arc=pass (i=1 dmarc=pass fromdomain=nvidia.com); dmarc=pass(p=reject dis=none) header.from=nvidia.com ARC-Seal: i=2; a=rsa-sha256; t=1773349558; cv=pass; d=zohomail.com; s=zohoarc; b=XTPK3mLP8yQG/0lb4vR8qCamkLvjYF58i0Kl37OkBA5V9pntCdCa0kWmGywcgH0Pek2ssfL2nxmIWisuWoo7KFsgJ+E68w6s9agU0DlcVqplnOl/gualTQ2nHWoB3SyYD8jcqhbSp3qN1YyV8Qldu39KGOzcgPCWEx0fYymeX9c= ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=zohomail.com; s=zohoarc; t=1773349558; h=Content-Type:Content-Transfer-Encoding:Cc:Cc:Date:Date:From:From:In-Reply-To:List-Subscribe:List-Post:List-Id:List-Archive:List-Help:List-Unsubscribe:MIME-Version:Message-ID:References:Sender:Subject:Subject:To:To:Message-Id:Reply-To; bh=jw9FHfTdUWmRjn6vGQ1/fhacgRymJmket7aTq0sbh54=; b=f6LfbWl9RhfxlsFmyLh8VuOeciK/wsNk+wgXsH56cyE7YO6nsUvKEOvLNqGBau2F/Qnp6jXdA8Z0JKDC+DE6Sz8/MqWxgtrF9ztlOn0/USZUR/ACxqYffyWzUFEDrCofX756eM6DysIjxjNm62Yj+3V6yW/M07GwRMIpQm1bPOI= ARC-Authentication-Results: i=2; mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; arc=pass (i=1 dmarc=pass fromdomain=nvidia.com); dmarc=pass header.from= (p=reject dis=none) Return-Path: Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) by mx.zohomail.com with SMTPS id 1773349558387804.5585639950001; Thu, 12 Mar 2026 14:05:58 -0700 (PDT) Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1w0nCW-0000wW-2d; Thu, 12 Mar 2026 17:04:12 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1w0nCR-0000tl-Ax; Thu, 12 Mar 2026 17:04:07 -0400 Received: from mail-southcentralusazlp170130001.outbound.protection.outlook.com ([2a01:111:f403:c10c::1] helo=SA9PR02CU001.outbound.protection.outlook.com) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1w0nCP-0002qm-Q4; Thu, 12 Mar 2026 17:04:07 -0400 Received: from DS2PR12MB9567.namprd12.prod.outlook.com (2603:10b6:8:27c::8) by EAYPR12MB999156.namprd12.prod.outlook.com (2603:10b6:303:2c2::9) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9723.4; Thu, 12 Mar 2026 21:03:55 +0000 Received: from DS2PR12MB9567.namprd12.prod.outlook.com ([fe80::636:1b52:24ca:d7e5]) by DS2PR12MB9567.namprd12.prod.outlook.com ([fe80::636:1b52:24ca:d7e5%3]) with mapi id 15.20.9723.004; Thu, 12 Mar 2026 21:03:55 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=Rbi+UcBgp64gpfOJgY5b8oo//bE9mvrQDg5c5A5+RtcPmq2Js9zrtyjg7h+H8+VLqMhTJ+d8kI3FlRfcIFMX7MD7DLqbmYbAMQTrdT0fzawC0O2ZLm3V4s9ZSVBu3+cWd++8TDOcb9MDXB3fQF8n54u2xa5PDS4uMTFnFsySz+Nq8HmbniFgaxP0zl00nUx7EPd0Tf+GLlsRR7Et9oG9MsKp8l00ZsKyi9zxYIaPosKgJx7Tr2hCQH7v7tLG9nUonON7D5bYJnx2BQYWgS3HsfKkmvJ6ByPUbSWMJe5cOTfs51mO98wH9DsJtOwlKE7sEPBf/e499dkQyWpVFqdckQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=jw9FHfTdUWmRjn6vGQ1/fhacgRymJmket7aTq0sbh54=; b=OwSyKBwfPvkY2rVIvbcQldZDlgO9Ko47YhizDFsAddYamJ+il2okgLJHzE/YYe8+s+kOmsTzOqDtOF2iKXzmGn3O0cBeRWR8tRaQK/FvJs15M2PJ789T8Dk+W7oudTqD9KZSmSm58WR7g+f9FEfV+syGFLBLIqRBcsmWZawuhKcPRVCmyF+VsiwcpZo3WuLXdm41sWYsrlJ/HDZTL/7M1uBeBVrLKBel/A/xJHNbR6KnO3zyTiBZwxEYPQqnwnkqbDwtLnPsMJSFNjHRnmV2w77NGFPtIM8Zk8K+LQE2EwS/R/MgBiW2vJ8L2AkkiWS6jfcawB1iGnR/4/NBsEYI3g== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=nvidia.com; dmarc=pass action=none header.from=nvidia.com; dkim=pass header.d=nvidia.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=jw9FHfTdUWmRjn6vGQ1/fhacgRymJmket7aTq0sbh54=; b=sIdi1PngfU5NqPdp2LVDO27bywe7jlpq5cL+C/OYuMpqYX5BUPUBJky9/wxfm0gUFcXu2Y1Vs1fM0gAwQnTUuyEwJp3e3uT1JgJKAZ64x7UKsp4bdQ/HyU7b4OnGJQKrkgKhIY6vFcdKc/sazMCPFQ9XknNUsW61Qp3TSoORYPPFNNFRdgIM+7L8zxMJNi1KmLn6Q6PMd4Uxq/2/etKfKlhOsOGn/yJxY5qGiIYzSekhKWjzh0A/mcOATjmT+Dsw8Tm0uFlljpY0ZxurP99bOCdLr6vgguANNIPCY5/BCCvautzt76/KUrwmyxwJq0a+Py81ETKMfpSWQLP2v82g1Q== Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=nvidia.com; From: Nathan Chen To: qemu-devel@nongnu.org, qemu-arm@nongnu.org Cc: Eric Auger , Peter Maydell , "Michael S . Tsirkin" , Igor Mammedov , Ani Sinha , Shannon Zhao , Paolo Bonzini , =?UTF-8?q?Daniel=20P=20=2E=20Berrang=C3=A9?= , Eduardo Habkost , Eric Blake , Markus Armbruster , Shameer Kolothum , Nicolin Chen , Matt Ochs , Nathan Chen Subject: [PATCH v2 5/8] hw/arm/smmuv3-accel: Change SSIDSIZE property to SsidSizeMode Date: Thu, 12 Mar 2026 14:03:24 -0700 Message-ID: <20260312210328.2016191-6-nathanc@nvidia.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260312210328.2016191-1-nathanc@nvidia.com> References: <20260312210328.2016191-1-nathanc@nvidia.com> Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: SJ0PR03CA0049.namprd03.prod.outlook.com (2603:10b6:a03:33e::24) To DS2PR12MB9567.namprd12.prod.outlook.com (2603:10b6:8:27c::8) MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DS2PR12MB9567:EE_|EAYPR12MB999156:EE_ X-MS-Office365-Filtering-Correlation-Id: db3b60c5-6fc1-4598-55b6-08de807adf01 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; ARA:13230040|366016|1800799024|376014|7416014|56012099003|22082099003|18002099003; X-Microsoft-Antispam-Message-Info: MQ8+ghemEb0LjkS7qR1mwtWvygxnMghYqac2nogV2L8OZCfKwtTFNJJ5D5aHRfWkJAxEHQWAZdekZ/K5PrKz/Ohi/27YgXrzCjWPOvfTIDoPfFSqvz02NToCQdnZrH+Iau4JnpA6pL1t6gkYyw7QuZmRT0hppEQiOp7lqCod3q6my7kFWziCuQolMVntQk7CZupwO329b3dmSBSFgjJnvI6KVvf65Hi5SMQe2qIwqXT5ZG/pfCEc5gNkkRCTpmnedae8cfEAQlbaTPv+bmsIi/LCVb+N96JoMYVxSWv9adbtbWcLyNOVF/dzhzmW2/CDbUBjYLsiaOI0TkCkVCc+OafQGOcrNQ8iij3m9n2STTzzhqSVXd2NCvtoA1JyKECagg70Bqq3XQ8azvkpCLOUjVPBSx6adibDJI4QCLhWAbIvSedK9AinDw3+Wmy8OF6U/yugydrTzZf4YKikXQyU9rhwDqUSbICVZ/oi229inP3kR+ejvL56V0Y9I9PYzTFN0+ZPOva4hqVkqiVvYZON2N9Bfa4NoJN2kTRf26kCdBmjPGuvE3g0KEhe/QMMgL8PoiIyLd5UTEJ3ukIuSkhy4W781RA4gpSuX9XW9eMq7mC5AsNzrHBZVlYeVvCl0J+QzK+LKkEuaqh9cQiNKVdw/nS4g2Mi5q3oTOHgJddemWgZkiY786dJiv7KclwNa7PcnjTkI1mhGCflmV1pI+yswJFOxusOo4HRJoPgPkhdEPY= X-Forefront-Antispam-Report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:DS2PR12MB9567.namprd12.prod.outlook.com; PTR:; CAT:NONE; SFS:(13230040)(366016)(1800799024)(376014)(7416014)(56012099003)(22082099003)(18002099003); DIR:OUT; SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?us-ascii?Q?ikmde7CPqU3eFIeTkeexT3C5vjU551XImmE2a3wReKBIq2kMv1ALJ80IVc3p?= =?us-ascii?Q?FlPSgctNQINYo/ALqHnRFt9hwDK+S0r906uTDlcmfkUilxuai47cjBbAJE6s?= =?us-ascii?Q?9ZlrU1HEon7YoKcAlxNIFAJr1QRw2I4VCNVqlaDV3P0ME5Ta4svlN9es52Av?= =?us-ascii?Q?cxbnCcLoLjnMCCTyoph+f9TwM9Hk/wEgmSJbXc8SqIC3PxWfqxl3FheZWabI?= =?us-ascii?Q?Zuf+6DCIfCCSfR4wF+BHId6IUaGe1dM8n5hUg4fxC8Lposr+qAhL0knqVWVr?= =?us-ascii?Q?aMb3H17TYIh8gYFCMOU1W8lWcTcC2D+PzWKHoF14UuyLQw3StXxfZPdV7J15?= =?us-ascii?Q?SeDBTWzqEWwD24WAuAsV269fK+Yc9Nf9A/rwuZehkWV4h8vvvgLcEoCFAAcz?= =?us-ascii?Q?Re9HJgnq1PhP7rzaMDZowB4IXZFvyNj1bXCdn18zBmiRV4vO1Uajkab+dxzM?= =?us-ascii?Q?8RGylCCPcFBbmyQarEXxoDO0zJKL7aW5PqJJMkbRCQpggT8DidEfZ4HyHw2x?= =?us-ascii?Q?ne+AR7FyMa/SE19wskVvFaiAJbwODueffw93UhUGylEz+fWKcBckYsISas/g?= =?us-ascii?Q?jjnhQuTj6bPxIfeqldHJt+2jL42/dq2A3O+mmUFw8sPYnoZMnU5X9T78nx/t?= =?us-ascii?Q?TxjLYw7L3RNP8/XHo204AuVIOaJCEPQ+7wdAFJ4pWLthaB0B+qOdjhc8/Pf4?= =?us-ascii?Q?Jgdui36FuewwpT5+FyKIRI2HwLh8P+fVniAChVwLBlUk+yDMz/e9wdy+/XLw?= =?us-ascii?Q?x8EkqiR5fM4tSXLrvAbJDGTb4QZyx+cIdpGTxytjEZ659xMtQrPTIoKGlN4d?= =?us-ascii?Q?KY9+kQ3w/+ASbqgeRYZd5bsqSGVpx+KTpZ3u5O9DKyRjD8muW86lWIIS0g5o?= =?us-ascii?Q?C3K3aP0DgHY1nLf4h5WQ7kvi1aeCmlIt/JZ2lRtZBC6zFQfbZMXK86pSjM7y?= =?us-ascii?Q?8ZQEao+wkssT17aKjeNWW9d/Bhuwa+w8TH3RMXKS02KnWyk2lqIsBMLllT4h?= =?us-ascii?Q?U7TM3AH0XajtA3/5D3qYOuXaO8z3pdntvMfZH9/RfT98SIGr69pGD2ZulgRI?= =?us-ascii?Q?YpCOfGDnDNVK9XyWmMAccNDB1PMTsbsAaVVm8ho4H0CeLAdyu7lLTIbCLL4d?= =?us-ascii?Q?enoe1dLI2lzKuwmoE9NV/R80ph2n+4eXxnwELLALumDFgLDPT6q2Q955W1Ay?= =?us-ascii?Q?49C/BK59WfI3TGfHUkS2jyW+m9DyUIiPh6K9KlB29D1BfYWhegmMFjlcjuVp?= =?us-ascii?Q?M5c5OhY/h1/fmxrqYP1WOdOgAGjtu5j7fDZIwksdA284aBUWliGAwjIBza8I?= =?us-ascii?Q?Eldng31H/IaDBr1+VrhqUFAaOC0aKDnRS8xLYcIoiIWk7rDjRwkk/9xcyDVU?= =?us-ascii?Q?zQCoPUdOaqGttuqIAf/bFzpP8sC+pJsysvypMhkoMUPo3i5SgcxE7MX2Ghe0?= =?us-ascii?Q?zRnxwvlas1EC9US2W8VuLpogQE+/c9gYgA+70hTN4UOKyC1db+Idje9KkrkP?= =?us-ascii?Q?dN8IUF+LIveEi7yaWIkkzwRQsK/Ye0ccp0GE/ZhRSPZgRkAI2RrdoeQJY5Jq?= =?us-ascii?Q?NqleBzsg8azdzNUE3VVeorVeMG9L3gRfwwobuEM8TA0NLbLlAPrd4/ByGmJX?= =?us-ascii?Q?IejL+abV5DDJoj/1ZktacZF9MqWBMY++Uzc/VnaOXCR+itVora7ipl17rrUz?= =?us-ascii?Q?5hnluvEPvjTNHJXpbhozpGL56SnlLFLQ1xqmVwrujh3UfVOBCK0AbWGLNkKC?= =?us-ascii?Q?oiKiNXdIpw=3D=3D?= X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-Network-Message-Id: db3b60c5-6fc1-4598-55b6-08de807adf01 X-MS-Exchange-CrossTenant-AuthSource: DS2PR12MB9567.namprd12.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 12 Mar 2026 21:03:55.0248 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: KHqvbrDCYSxom52QnO6VOb+xrjGnipddUYO9meA2tebVe+xbk6J7BLF5eg5oXvaOXIHtszCRkSd+DH15AGtGnw== X-MS-Exchange-Transport-CrossTenantHeadersStamped: EAYPR12MB999156 Received-SPF: pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; envelope-from=qemu-devel-bounces+importer=patchew.org@nongnu.org; helo=lists.gnu.org; Received-SPF: permerror client-ip=2a01:111:f403:c10c::1; envelope-from=nathanc@nvidia.com; helo=SA9PR02CU001.outbound.protection.outlook.com X-Spam_score_int: -10 X-Spam_score: -1.1 X-Spam_bar: - X-Spam_report: (-1.1 / 5.0 requ) BAYES_00=-1.9, DKIMWL_WL_HIGH=-0.001, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, FORGED_SPF_HELO=1, SPF_HELO_PASS=-0.001, SPF_NONE=0.001 autolearn=no autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: qemu development List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+importer=patchew.org@nongnu.org Sender: qemu-devel-bounces+importer=patchew.org@nongnu.org X-ZohoMail-DKIM: pass (identity @Nvidia.com) X-ZM-MESSAGEID: 1773349560126154100 Content-Type: text/plain; charset="utf-8" From: Nathan Chen Change accel SMMUv3 SSIDSIZE property from uint8_t to SsidSizeMode. Setting 'auto' will use the default value, i.e. 0 in IDR1. A future patch will implement resolution of 'auto' value to match the host SMMUv3 SSIDSIZE value. Signed-off-by: Nathan Chen --- hw/arm/smmuv3-accel.c | 17 +++++++++++++++-- hw/arm/smmuv3.c | 16 ++++++---------- include/hw/arm/smmuv3.h | 3 ++- 3 files changed, 23 insertions(+), 13 deletions(-) diff --git a/hw/arm/smmuv3-accel.c b/hw/arm/smmuv3-accel.c index 6f44fd3469..ab037df7ac 100644 --- a/hw/arm/smmuv3-accel.c +++ b/hw/arm/smmuv3-accel.c @@ -803,7 +803,7 @@ static uint64_t smmuv3_accel_get_viommu_flags(void *opa= que) SMMUState *bs =3D opaque; SMMUv3State *s =3D ARM_SMMUV3(bs); =20 - if (s->ssidsize) { + if (s->ssidsize > SSID_SIZE_MODE_0) { flags |=3D VIOMMU_FLAG_PASID_SUPPORTED; } return flags; @@ -818,6 +818,16 @@ static const PCIIOMMUOps smmuv3_accel_ops =3D { .get_msi_direct_gpa =3D smmuv3_accel_get_msi_gpa, }; =20 +static uint8_t ssidsize_mode_to_value(SsidSizeMode mode) +{ + /* SSID_SIZE_MODE_0 =3D 1, SSID_SIZE_MODE_1 =3D 2, etc. */ + /* SSID_SIZE_MODE_AUTO =3D 0 */ + if (mode =3D=3D SSID_SIZE_MODE_AUTO) { + return 0; + } + return mode - 1; /* Enum values are offset by 1 from actual values */ +} + void smmuv3_accel_idr_override(SMMUv3State *s) { if (!s->accel) { @@ -847,7 +857,10 @@ void smmuv3_accel_idr_override(SMMUv3State *s) * By default QEMU SMMUv3 has no SubstreamID support. Update IDR1 if u= ser * has enabled it. */ - s->idr[1] =3D FIELD_DP32(s->idr[1], IDR1, SSIDSIZE, s->ssidsize); + if (s->ssidsize !=3D SSID_SIZE_MODE_AUTO) { + s->idr[1] =3D FIELD_DP32(s->idr[1], IDR1, SSIDSIZE, + ssidsize_mode_to_value(s->ssidsize)); + } } =20 /* Based on SMUUv3 GPBA.ABORT configuration, attach a corresponding HWPT */ diff --git a/hw/arm/smmuv3.c b/hw/arm/smmuv3.c index acbd9d3ffe..8b0121c0ed 100644 --- a/hw/arm/smmuv3.c +++ b/hw/arm/smmuv3.c @@ -20,6 +20,7 @@ #include "qemu/bitops.h" #include "hw/core/irq.h" #include "hw/core/sysbus.h" +#include "hw/core/qdev-properties-system.h" #include "migration/blocker.h" #include "migration/vmstate.h" #include "hw/core/qdev-properties.h" @@ -625,7 +626,7 @@ static int decode_ste(SMMUv3State *s, SMMUTransCfg *cfg, } =20 /* Multiple context descriptors require SubstreamID support */ - if (!s->ssidsize && STE_S1CDMAX(ste) !=3D 0) { + if (s->ssidsize =3D=3D SSID_SIZE_MODE_0 && STE_S1CDMAX(ste) !=3D 0) { qemu_log_mask(LOG_UNIMP, "SMMUv3: multiple S1 context descriptors require Substream= ID support. " "Configure ssidsize > 0 (requires accel=3Don)\n"); @@ -1984,7 +1985,7 @@ static bool smmu_validate_property(SMMUv3State *s, Er= ror **errp) error_setg(errp, "OAS must be 44 bits when accel=3Doff"); return false; } - if (s->ssidsize) { + if (s->ssidsize > SSID_SIZE_MODE_0) { error_setg(errp, "ssidsize can only be set if accel=3Don"); return false; } @@ -2002,11 +2003,6 @@ static bool smmu_validate_property(SMMUv3State *s, E= rror **errp) error_setg(errp, "OAS can only be set to 44 or 48 bits"); return false; } - if (s->ssidsize > SMMU_SSID_MAX_BITS) { - error_setg(errp, "ssidsize must be in the range 0 to %d", - SMMU_SSID_MAX_BITS); - return false; - } =20 return true; } @@ -2135,7 +2131,8 @@ static const Property smmuv3_properties[] =3D { DEFINE_PROP_ON_OFF_AUTO("ril", SMMUv3State, ril, ON_OFF_AUTO_ON), DEFINE_PROP_ON_OFF_AUTO("ats", SMMUv3State, ats, ON_OFF_AUTO_OFF), DEFINE_PROP_UINT8("oas", SMMUv3State, oas, 44), - DEFINE_PROP_UINT8("ssidsize", SMMUv3State, ssidsize, 0), + DEFINE_PROP_SSIDSIZE_MODE("ssidsize", SMMUv3State, ssidsize, + SSID_SIZE_MODE_0), }; =20 static void smmuv3_instance_init(Object *obj) @@ -2173,8 +2170,7 @@ static void smmuv3_class_init(ObjectClass *klass, con= st void *data) "Number of bits used to represent SubstreamIDs (SSIDs). " "A value of N allows SSIDs in the range [0 .. 2^N - 1]. " "Valid range is 0-20, where 0 disables SubstreamID support. " - "Defaults to 0. A value greater than 0 is required to enable " - "PASID support."); + "A value greater than 0 is required to enable PASID support."); } =20 static int smmuv3_notify_flag_changed(IOMMUMemoryRegion *iommu, diff --git a/include/hw/arm/smmuv3.h b/include/hw/arm/smmuv3.h index c35e599bbc..ddf472493d 100644 --- a/include/hw/arm/smmuv3.h +++ b/include/hw/arm/smmuv3.h @@ -21,6 +21,7 @@ =20 #include "hw/arm/smmu-common.h" #include "qom/object.h" +#include "qapi/qapi-types-misc-arm.h" =20 #define TYPE_SMMUV3_IOMMU_MEMORY_REGION "smmuv3-iommu-memory-region" =20 @@ -72,7 +73,7 @@ struct SMMUv3State { OnOffAuto ril; OnOffAuto ats; uint8_t oas; - uint8_t ssidsize; + SsidSizeMode ssidsize; }; =20 typedef enum { --=20 2.43.0