From nobody Wed Apr 8 02:53:13 2026 Delivered-To: importer@patchew.org Authentication-Results: mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=pass(p=reject dis=none) header.from=oss.qualcomm.com ARC-Seal: i=1; a=rsa-sha256; t=1773202146; cv=none; d=zohomail.com; s=zohoarc; b=mWnDmNYLuPzzVEiDKxcaAJ5vrP02cxv3Vv+nTjaeGvPvn+lGe+GHhafIMVU1tNcrwpj8ztje4oEwLNW8Q4ZSKPsNrqIbhIFC3IMK88wXNTiYHoyMEeOcNCvXLw8ZjTZVAq9PwAS+xRb9umc/kHvSoFRjxH1sSCEurGWbXaDesw0= ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=zohomail.com; s=zohoarc; t=1773202146; h=Content-Type:Content-Transfer-Encoding:Cc:Cc:Date:Date:From:From:In-Reply-To:List-Subscribe:List-Post:List-Id:List-Archive:List-Help:List-Unsubscribe:MIME-Version:Message-ID:References:Sender:Subject:Subject:To:To:Message-Id:Reply-To; bh=DR8uYl6sVAIuH1FZqfeFCtMEgETahoyDYvHwaSMbrdI=; b=Zek3iO0zCqCdhKY9PZv8FxC+7NH4psYb2OTL21qvDAvXNv2ukgotn8fDp4yBzQfq7ZdBj/FwAE3sBYi9ZLdM0v4ojmUoxCXVgMW3G2BflIRQzdbEOxdB5a23NyQZcTz8uOR8F2oXA2SzXJroI8Xi+5sx3W4fP1SOeYw6F2l9cuU= ARC-Authentication-Results: i=1; mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=pass header.from= (p=reject dis=none) Return-Path: Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) by mx.zohomail.com with SMTPS id 1773202146604883.36072079283; Tue, 10 Mar 2026 21:09:06 -0700 (PDT) Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1w0AsH-0000rv-S8; Wed, 11 Mar 2026 00:08:46 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1w0As2-0000nK-JK for qemu-devel@nongnu.org; Wed, 11 Mar 2026 00:08:30 -0400 Received: from mx0b-0031df01.pphosted.com ([205.220.180.131]) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1w0As1-0008Vf-09 for qemu-devel@nongnu.org; Wed, 11 Mar 2026 00:08:30 -0400 Received: from pps.filterd (m0279870.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 62B2gs1v1572954 for ; Wed, 11 Mar 2026 04:08:28 GMT Received: from mail-oa1-f72.google.com (mail-oa1-f72.google.com [209.85.160.72]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4ctqgk9v3b-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Wed, 11 Mar 2026 04:08:27 +0000 (GMT) Received: by mail-oa1-f72.google.com with SMTP id 586e51a60fabf-417015062ecso30956645fac.1 for ; Tue, 10 Mar 2026 21:08:27 -0700 (PDT) Received: from hu-bcain-lv.qualcomm.com (Global_NAT1.qualcomm.com. [129.46.96.20]) by smtp.gmail.com with ESMTPSA id 586e51a60fabf-4177e5ea30asm998656fac.10.2026.03.10.21.08.25 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 10 Mar 2026 21:08:26 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= DR8uYl6sVAIuH1FZqfeFCtMEgETahoyDYvHwaSMbrdI=; b=HvZvHrgM0nM+eo0G Y/y+FS0YJVmo3i2pSbvQ4w7YtKl+WJpDH0MguC0M1ojPCRAE4Xc6Pz0XX+tkFrPf WmQghmWBMT/CA4uMDx3Ap71CcnKAzWxVvRxhJ1dPSnqmgV8xWaUp9Kdw9c2q1XOk jlYJlHzoqFr9r4WVzdn42RF6eNsr/odZKLbdMw+RZJnQLufHhkgELnHynwpqyxwF R/AT2u9VU0hyk7RRED8Z4vzuelGBjN8ZWnAEInxULhXx8PGDDveLdqZ7Et26ZT2B 4rQant7GrzNuj3HZBjNGtxizfR7Ms9r/4Us4kIJWTyti5ahhSvB0O9nGc+5fZMW2 3Eqztg== DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1773202107; x=1773806907; darn=nongnu.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=DR8uYl6sVAIuH1FZqfeFCtMEgETahoyDYvHwaSMbrdI=; b=KOPmw233PJwzcQP4J3HiBIOGi4MY6fpwSm51G0KYnYKkTvhKY2DoH++yULZcWGcIam 9S3MULaMltn5ZihtFwwR0+qZ8swXJ5rOy9BaCXQT8We4IXcMGVBPGCMlh5JacuU+WgeL uLdFDb5n3WgmjBOG6OXp3FlhOK7MvCSBb8lGjXG6ra8RcL/l0s6+mcoZIV68v4HCeX5x 7tT1mDSrecHM8GF3CAss06NR1/ky72LKi4Sy4MQ0zHSd808BKWLi6ZxPAatZnQ8n3gVi finB+f2MQb+uro7DIdx3lSqMUjpyW9RzFKqF28bbr24QACAMUsObcft4Ew3jEYIDF7yR ehGQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1773202107; x=1773806907; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=DR8uYl6sVAIuH1FZqfeFCtMEgETahoyDYvHwaSMbrdI=; b=eywonpiPHnroQJpoKWYwzZ2n6VdTNzYxjZiN0pH9uex9QxK3AY73fSiEl0yghtgVow r/5bey6G4QP7K5SvofW88jBJC7B3BA4X2T+zsOKNqI0rPWattQiwhQz2ZOum1D9QXv7q IbpDW2H6phFUVcQ+6ptf6DKX/6DYa8sRk0lQDhbw19Q1Kyre7YoNMSlv9PAadJB8VGa3 fdKZ0GZ3t/FINAuEqidEscGBjaLjEkseag56/mXBsbrYkCisTOsiv8v89aivhxsg+6IR GLgkEDdd9WrSKXPAFFMk0CLdi88oyVDBZ3neTsnLPiEjdyUHt8+H/XEBWqZYvOtM/yc3 /CPQ== X-Gm-Message-State: AOJu0YwpukOnWntBVeDBI4dr7FkFBUOeH0qH22V20cRv75IJ4BNQqBT1 CYH8+2sC/9F88Fx6L/WSOYbQmroOTUvt4QTFaRrdjr7H6eGztcaWDwcg9BwUlANUGabw5BSvshb MDoDJym0LK7dlkoEV33lZyB3cht75ZqqIusCq41R71sYR8FUE093kMP9/JMgK2XnD8Q== X-Gm-Gg: ATEYQzwSZeoB0vnrNbWFWmeinqvFyfdwgCnbsGASK7CtpS0Mlh9AVJklWgRc4Uu68Qu dXtT4+LCZcpdZyLS4vL+HAgd+rMvo5BqZRnBMwZgDbaujJHmEnIo42vbcXLpKELJstM8ugxS7nt oaXJxiB+3j1Uhr0ZU1hvtzpTapxLC6kgZ2vKh3uFMKXEHqabbVMQ3I8K8cSe53/qQkfNoHzwmLW fVt8MZpV5Srsz9KYLwd+vdKB9Tx9euZPGJha2WrJu9+x0JnLrhDO9xBNbzef3+NbgY4IG5V9lkx DonQvy5pK+FSWQuxPcDkK3zRflNjMZybMzHsvyMGq0lny/zq/oEvMrb/HxCUs31OrjvqcuUmRoR xZSgiDRHkaTGlHEctdsth6r3S0J2q9YySHqJBg2cS90oiyP/gjk5Y1TjCJUBvt2At4/ATGg== X-Received: by 2002:a05:6870:3310:b0:3d2:6a9e:29ff with SMTP id 586e51a60fabf-4177c7b8ea8mr840721fac.16.1773202107294; Tue, 10 Mar 2026 21:08:27 -0700 (PDT) X-Received: by 2002:a05:6870:3310:b0:3d2:6a9e:29ff with SMTP id 586e51a60fabf-4177c7b8ea8mr840704fac.16.1773202106895; Tue, 10 Mar 2026 21:08:26 -0700 (PDT) From: Brian Cain To: qemu-devel@nongnu.org Cc: brian.cain@oss.qualcomm.com, philmd@linaro.org, ltaylorsimpson@gmail.com, matheus.bernardino@oss.qualcomm.com, marco.liebel@oss.qualcomm.com, quic_mburton@quicinc.com, sid.manning@oss.qualcomm.com, ale@rev.ng, anjo@rev.ng, Brian Cain Subject: [PATCH v3 15/32] target/hexagon: Implement hexagon_tlb_fill() Date: Tue, 10 Mar 2026 21:07:41 -0700 Message-Id: <20260311040758.1068731-16-brian.cain@oss.qualcomm.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20260311040758.1068731-1-brian.cain@oss.qualcomm.com> References: <20260311040758.1068731-1-brian.cain@oss.qualcomm.com> MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable X-Proofpoint-GUID: qu2EshGD2oHFqa-5F3Kjb438LYkl_6Nx X-Proofpoint-ORIG-GUID: qu2EshGD2oHFqa-5F3Kjb438LYkl_6Nx X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMzExMDAzMiBTYWx0ZWRfX1CqIEpkhDNtc iLmSEsEBRDPjArw2acWfxNatlG0cigSIReKkFRoZXhMHpwluH9Lwc83sc46HR0lAbjAJ7AtEpdm CFszsEUodcqgN0zkeelHP+v5+QGk/Fk7aTgHSGJBpQvq3XG9HaGInWlxXD1sVkqy4uKEjy2WHUL WNGwBJbEN632BkgHFwCWE7K5okXvXWsj39Y8BYVn3hE6N4epvm80bewnxr92kZBaHjt2u1YJvlG ja2LiGdTiGqgFbA3JdRMySdgvn1BAT6/b8WtmUHbpy3WiAnt7VaoFNtO9WDwvBNNy/8ukrVFraz g6LBMeICxX7P7/XgWd0u/ecR57ghSrtZ3ShDMHx3rf2Pn96H1/N/iNOPL2illPdtLD+dOERM6V6 CWoZPDMocrprrQcvs/AovfoY5H55LzHiYd4doA1oW2wKRc3Os9aohzP6oyhOaiOlDnp+2xas/1v 81z43JUe+xmvmZsyMjQ== X-Authority-Analysis: v=2.4 cv=M4JA6iws c=1 sm=1 tr=0 ts=69b0eabc cx=c_pps a=Z3eh007fzM5o9awBa1HkYQ==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17 a=IkcTkHD0fZMA:10 a=Yq5XynenixoA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=gowsoOTTUOVcmtlkKump:22 a=COk6AnOGAAAA:8 a=pGLkceISAAAA:8 a=EUspDBNiAAAA:8 a=yz7b9sy1sBSXNk6fZdQA:9 a=QEXdDO2ut3YA:10 a=eBU8X_Hb5SQ8N-bgNfv4:22 a=TjNXssC_j7lpFel5tvFf:22 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-03-10_05,2026-03-09_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 clxscore=1015 priorityscore=1501 adultscore=0 lowpriorityscore=0 phishscore=0 impostorscore=0 spamscore=0 suspectscore=0 bulkscore=0 malwarescore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2602130000 definitions=main-2603110032 Received-SPF: pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; envelope-from=qemu-devel-bounces+importer=patchew.org@nongnu.org; helo=lists.gnu.org; Received-SPF: pass client-ip=205.220.180.131; envelope-from=brian.cain@oss.qualcomm.com; helo=mx0b-0031df01.pphosted.com X-Spam_score_int: -10 X-Spam_score: -1.1 X-Spam_bar: - X-Spam_report: (-1.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_LOW=-0.7, RCVD_IN_VALIDITY_RPBL_BLOCKED=0.819, RCVD_IN_VALIDITY_SAFE_BLOCKED=0.903, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=no autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: qemu development List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+importer=patchew.org@nongnu.org Sender: qemu-devel-bounces+importer=patchew.org@nongnu.org X-ZohoMail-DKIM: pass (identity @qualcomm.com) X-ZM-MESSAGEID: 1773202147422158500 From: Brian Cain Reviewed-by: Taylor Simpson Signed-off-by: Brian Cain --- target/hexagon/cpu.c | 135 +++++++++++++++++++++++++++++++++++++++++++ 1 file changed, 135 insertions(+) diff --git a/target/hexagon/cpu.c b/target/hexagon/cpu.c index f439dff1c20..c5ec478ef40 100644 --- a/target/hexagon/cpu.c +++ b/target/hexagon/cpu.c @@ -38,6 +38,8 @@ #include "qemu/main-loop.h" #include "hex_interrupts.h" #include "exec/cpu-interrupt.h" +#include "exec/target_page.h" +#include "hw/hexagon/hexagon_globalreg.h" #endif =20 static void hexagon_v66_cpu_init(Object *obj) { } @@ -478,6 +480,138 @@ static void hexagon_cpu_init(Object *obj) } =20 #ifndef CONFIG_USER_ONLY +static bool get_physical_address(CPUHexagonState *env, hwaddr *phys, int *= prot, + uint64_t *size, int32_t *excp, + uint32_t address, + MMUAccessType access_type, int mmu_idx) + +{ + if (hexagon_cpu_mmu_enabled(env)) { + return hex_tlb_find_match(env, address, access_type, phys, prot, s= ize, + excp, mmu_idx); + } else { + *phys =3D address & 0xFFFFFFFF; + *prot =3D PAGE_VALID | PAGE_READ | PAGE_WRITE | PAGE_EXEC; + *size =3D TARGET_PAGE_SIZE; + return true; + } +} + +/* qemu seems to only want to know about TARGET_PAGE_SIZE pages */ +static void find_qemu_subpage(vaddr *addr, hwaddr *phys, uint64_t page_siz= e) +{ + vaddr page_start =3D *addr & ~((vaddr)(page_size - 1)); + vaddr offset =3D ((*addr - page_start) / TARGET_PAGE_SIZE) * TARGET_PA= GE_SIZE; + *addr =3D page_start + offset; + *phys +=3D offset; +} + + +#define INVALID_BADVA 0xbadabada + +static void set_badva_regs(CPUHexagonState *env, uint32_t VA, int slot, + MMUAccessType access_type) +{ + env->t_sreg[HEX_SREG_BADVA] =3D VA; + + if (access_type =3D=3D MMU_INST_FETCH || slot =3D=3D 0) { + env->t_sreg[HEX_SREG_BADVA0] =3D VA; + env->t_sreg[HEX_SREG_BADVA1] =3D INVALID_BADVA; + SET_SSR_FIELD(env, SSR_V0, 1); + SET_SSR_FIELD(env, SSR_V1, 0); + SET_SSR_FIELD(env, SSR_BVS, 0); + } else if (slot =3D=3D 1) { + env->t_sreg[HEX_SREG_BADVA0] =3D INVALID_BADVA; + env->t_sreg[HEX_SREG_BADVA1] =3D VA; + SET_SSR_FIELD(env, SSR_V0, 0); + SET_SSR_FIELD(env, SSR_V1, 1); + SET_SSR_FIELD(env, SSR_BVS, 1); + } else { + g_assert_not_reached(); + } +} + +static void raise_tlbmiss_exception(CPUState *cs, uint32_t VA, int slot, + MMUAccessType access_type) +{ + CPUHexagonState *env =3D cpu_env(cs); + + set_badva_regs(env, VA, slot, access_type); + + switch (access_type) { + case MMU_INST_FETCH: + cs->exception_index =3D HEX_EVENT_TLB_MISS_X; + if ((VA & ~TARGET_PAGE_MASK) =3D=3D 0) { + env->cause_code =3D HEX_CAUSE_TLBMISSX_CAUSE_NEXTPAGE; + } else { + env->cause_code =3D HEX_CAUSE_TLBMISSX_CAUSE_NORMAL; + } + break; + case MMU_DATA_LOAD: + cs->exception_index =3D HEX_EVENT_TLB_MISS_RW; + env->cause_code =3D HEX_CAUSE_TLBMISSRW_CAUSE_READ; + break; + case MMU_DATA_STORE: + cs->exception_index =3D HEX_EVENT_TLB_MISS_RW; + env->cause_code =3D HEX_CAUSE_TLBMISSRW_CAUSE_WRITE; + break; + } +} + +static void raise_perm_exception(CPUState *cs, uint32_t VA, int slot, + MMUAccessType access_type, int32_t excp) +{ + CPUHexagonState *env =3D cpu_env(cs); + + set_badva_regs(env, VA, slot, access_type); + cs->exception_index =3D excp; +} + +static const char *access_type_names[] =3D { "MMU_DATA_LOAD ", "MMU_DATA_S= TORE", + "MMU_INST_FETCH" }; + +static const char *mmu_idx_names[] =3D { "MMU_USER_IDX", "MMU_GUEST_IDX", + "MMU_KERNEL_IDX" }; + +static bool hexagon_tlb_fill(CPUState *cs, vaddr address, int size, + MMUAccessType access_type, int mmu_idx, bool = probe, + uintptr_t retaddr) +{ + CPUHexagonState *env =3D cpu_env(cs); + int slot =3D 0; + hwaddr phys; + int prot =3D 0; + uint64_t page_size =3D 0; + int32_t excp =3D 0; + bool ret =3D 0; + + qemu_log_mask( + CPU_LOG_MMU, + "%s: tid =3D 0x%x, pc =3D 0x%08" PRIx32 ", vaddr =3D 0x%08" VADDR_= PRIx + ", size =3D %d, %s,\tprobe =3D %d, %s\n", + __func__, env->threadId, env->gpr[HEX_REG_PC], address, size, + access_type_names[access_type], probe, mmu_idx_names[mmu_idx]); + ret =3D get_physical_address(env, &phys, &prot, &page_size, &excp, add= ress, + access_type, mmu_idx); + if (ret) { + if (!excp) { + find_qemu_subpage(&address, &phys, page_size); + tlb_set_page(cs, address, phys, prot, mmu_idx, TARGET_PAGE_SIZ= E); + return ret; + } + if (probe) { + return false; + } + raise_perm_exception(cs, address, slot, access_type, excp); + do_raise_exception(env, cs->exception_index, env->gpr[HEX_REG_PC], + retaddr); + } + if (probe) { + return false; + } + raise_tlbmiss_exception(cs, address, slot, access_type); + do_raise_exception(env, cs->exception_index, env->gpr[HEX_REG_PC], ret= addr); +} =20 static bool hexagon_cpu_exec_interrupt(CPUState *cs, int interrupt_request) { @@ -520,6 +654,7 @@ static const TCGCPUOps hexagon_tcg_ops =3D { .cpu_exec_interrupt =3D hexagon_cpu_exec_interrupt, .pointer_wrap =3D hexagon_pointer_wrap, .cpu_exec_reset =3D cpu_reset, + .tlb_fill =3D hexagon_tlb_fill, #endif /* !CONFIG_USER_ONLY */ }; =20 --=20 2.34.1