From nobody Wed Apr 8 04:42:29 2026 Delivered-To: importer@patchew.org Authentication-Results: mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=pass(p=none dis=none) header.from=linaro.org ARC-Seal: i=1; a=rsa-sha256; t=1773184948; cv=none; d=zohomail.com; s=zohoarc; b=LKfnV2pPd7j4794GkgeV1IJ2Z6S839KirFFG1zKsWs+q+apUJ4ht53IkPglPAReEzGzSNzHh7hwWC6mqbCVsZzUOVLJ5Qzfde+TNyQdu6pVWR74K2gpgtMAU4F+jbsPpknRw4lxtkT7pO4lGLxHW9Zd1+24w+gpP9/MCDpmnEK4= ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=zohomail.com; s=zohoarc; t=1773184948; h=Content-Type:Content-Transfer-Encoding:Cc:Cc:Date:Date:From:From:In-Reply-To:List-Subscribe:List-Post:List-Id:List-Archive:List-Help:List-Unsubscribe:MIME-Version:Message-ID:References:Sender:Subject:Subject:To:To:Message-Id:Reply-To; bh=1djRbxowDppFxStTe37HkyTykledwEmW2Fuo+QFk7Ug=; b=bQdkoQP8J7A0BuUeGYXFv4dkNuKMRWfqf364qGN2keeKsUg71SpdNLj2Zb6vHsCwmFGCaXy7cVjqxTWc1apuYUVi66UBVVd11tTTYL+SNS2iLr8jJJcDsfDKp3mEIre079sc0KHMlcyPQrAsWb9gqMT3Dtv77iLXnI+pfkZ4iRI= ARC-Authentication-Results: i=1; mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=pass header.from= (p=none dis=none) Return-Path: Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) by mx.zohomail.com with SMTPS id 1773184948769949.53871222381; Tue, 10 Mar 2026 16:22:28 -0700 (PDT) Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1w06Or-00028E-3T; Tue, 10 Mar 2026 19:22:05 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1w06Oo-0001oP-8L for qemu-devel@nongnu.org; Tue, 10 Mar 2026 19:22:02 -0400 Received: from mail-wm1-x32e.google.com ([2a00:1450:4864:20::32e]) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1w06Ol-0008LJ-O1 for qemu-devel@nongnu.org; Tue, 10 Mar 2026 19:22:02 -0400 Received: by mail-wm1-x32e.google.com with SMTP id 5b1f17b1804b1-483487335c2so113201695e9.2 for ; Tue, 10 Mar 2026 16:21:59 -0700 (PDT) Received: from localhost.localdomain (88-187-86-199.subs.proxad.net. [88.187.86.199]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-4854a2d7de3sm6004555e9.3.2026.03.10.16.21.55 (version=TLS1_3 cipher=TLS_CHACHA20_POLY1305_SHA256 bits=256/256); Tue, 10 Mar 2026 16:21:56 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1773184918; x=1773789718; darn=nongnu.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=1djRbxowDppFxStTe37HkyTykledwEmW2Fuo+QFk7Ug=; b=DWJ4SK1SP8F9HZT30WwxpKxtt7EPidNxmpt4o5LFROJH9fzdOcBmlMIF+AWo/Eg5xA qJJOl/SnBhRBjIuhey9JJhS+h2eG4Yud/LV7RRz+jn4zKlhADp5KrgJjuewzPvqyMphs FejnNuAAtYNT2OtMxw5veHDR57y1DibVu9Kwz1/2pzdZzAgrcfbsdYFaah1u9gphuZUM yIqY6403ZHShpK0NfsAmBPHCvV6i0HkIdw2EErubJteweK00JHfzSDoo7ZvPfZDq1JpE L9HwLtN8Xj0C0G+OvnUwxaxHY54PCsRgGGsO/0oMItpx1KSz2Yw8hfjhqAIwImbm72XB UXOw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1773184918; x=1773789718; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=1djRbxowDppFxStTe37HkyTykledwEmW2Fuo+QFk7Ug=; b=cgWvszV5si+qNBrtXhKig4Lbw8720iqPL7UCCz3Hpc0jlSLkKI6L/9hbl/FXbesIeb CtHmoUe9FKljJ0RyQX7SihpMeSDUlQvHYk2dyD2low2lmuDZbyVWA65E735PGmdD1maH zbdtzrQIS9ArWPt7KjA4sWq27IIdg+FXLZzlBvbHAjJgrB1FaOD/JZO20EZYJngKyIVb xKBcTRrRCBfhBb6NtCI6UshUgq93D2BdlWE/etZZz30BTGCVI/hd2c1iHqb3dIbOQqEg vC9PKVOa3H9baoLKgs/BnbwvIyli+hz5FGJNCwr2xfru7YcX7hM+4jDw0d4YftczW8+y wfMQ== X-Gm-Message-State: AOJu0Yz9OFa/qp5ykuhxI23vH0jBY5F5Jh+0lmBc14bIZsFIieH897Pq sGluKcZG9rhebioQemrto0SDNieeW8OzGlxY3mZ64cEHm7OHJtMkAyDUwywFfOdBFP4GZ5g8y7z eO3/CyOE= X-Gm-Gg: ATEYQzynEyb1U68kfBOG81oVqqhlV8RCoMcZlHQkosp5F0jXdr+/hxHM5JIcg0aXmHX ISdAHSxW92lslgb0/YCitsE6URuLAvDJQtrrCKsvW/8MD7wrxKqXQ6TcbJC6L3wBQnfmJcz40Da v3YHwiwVKxg+x+XzUEym9heuIovAP8+NpRMGtTGPoKYTlOZ/KnAwDvASAgi1RwGBeKiHRNwIaIX 4crdbxOQPcCHgxA0GrLiNsIS3mLndFeoPC4YKjlYG/pln1s5bJ2oUlqufuWb3CNqjC3B+KavvXx u5l1yCPoTRpVk/HC0BWHtuR1BcgJEKVY8NI+tYwseW6kJS8N/oPQikPS3OjmmWVqqdaToYLwogu Y94dJLZTaFq+GexXIwuKhJ54dhn99PUzTPAeQkdVGVbN7ihTQetvm8xBXAzDCZrUCIh9znYIn6K TxzIF4XE44Jf0HMoMTMBKbt1x4ruN8r2/SRtbziIEHMQfxFiIBnH1NqlvevQcAnoqeqXj7A3ye X-Received: by 2002:a05:600c:64cc:b0:485:3d3e:1675 with SMTP id 5b1f17b1804b1-4854b0b97fdmr8620135e9.8.1773184917829; Tue, 10 Mar 2026 16:21:57 -0700 (PDT) From: =?UTF-8?q?Philippe=20Mathieu-Daud=C3=A9?= To: qemu-devel@nongnu.org Cc: Florian Hofhammer , =?UTF-8?q?Alex=20Benn=C3=A9e?= , Pierrick Bouvier , Akihiko Odaki Subject: [PATCH v4 10/16] gdbstub: Remove @g_pos argument in gdb_register_coprocessor() Date: Wed, 11 Mar 2026 00:20:38 +0100 Message-ID: <20260310232045.58440-11-philmd@linaro.org> X-Mailer: git-send-email 2.53.0 In-Reply-To: <20260310232045.58440-1-philmd@linaro.org> References: <20260310232045.58440-1-philmd@linaro.org> MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Received-SPF: pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; envelope-from=qemu-devel-bounces+importer=patchew.org@nongnu.org; helo=lists.gnu.org; Received-SPF: pass client-ip=2a00:1450:4864:20::32e; envelope-from=philmd@linaro.org; helo=mail-wm1-x32e.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: qemu development List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+importer=patchew.org@nongnu.org Sender: qemu-devel-bounces+importer=patchew.org@nongnu.org X-ZohoMail-DKIM: pass (identity @linaro.org) X-ZM-MESSAGEID: 1773184951626154100 gdb_register_coprocessor()'s @g_pos argument is always '0', meaning it is inferred from cpu->gdb_num_regs. Use instead feature->base_reg. Reviewed-by: Pierrick Bouvier Signed-off-by: Philippe Mathieu-Daud=C3=A9 Tested-by: Pierrick Bouvier --- include/exec/gdbstub.h | 3 +-- gdbstub/gdbstub.c | 10 +--------- target/arm/gdbstub.c | 21 ++++++++------------- target/arm/gdbstub64.c | 19 +++++++------------ target/hexagon/cpu.c | 2 +- target/i386/gdbstub.c | 8 +++----- target/loongarch/gdbstub.c | 6 +++--- target/m68k/helper.c | 4 ++-- target/microblaze/cpu.c | 3 +-- target/ppc/gdbstub.c | 11 +++++------ target/riscv/gdbstub.c | 18 ++++++------------ target/s390x/gdbstub.c | 15 +++++++-------- target/sparc/gdbstub.c | 12 ++++-------- 13 files changed, 49 insertions(+), 83 deletions(-) diff --git a/include/exec/gdbstub.h b/include/exec/gdbstub.h index bd7182c4d32..79e47a024ec 100644 --- a/include/exec/gdbstub.h +++ b/include/exec/gdbstub.h @@ -34,11 +34,10 @@ void gdb_init_cpu(CPUState *cpu); * @set_reg - set function (gdb modifying) * @num_regs - number of registers in set * @xml - xml name of set - * @gpos - non-zero to append to "general" register set at @gpos */ void gdb_register_coprocessor(CPUState *cpu, gdb_get_reg_cb get_reg, gdb_set_reg_cb set_r= eg, - const GDBFeature *feature, int g_pos); + const GDBFeature *feature); =20 /** * gdb_unregister_coprocessor_all() - unregisters supplemental set of regi= sters diff --git a/gdbstub/gdbstub.c b/gdbstub/gdbstub.c index 5c1a18e055c..69038c66f2b 100644 --- a/gdbstub/gdbstub.c +++ b/gdbstub/gdbstub.c @@ -616,7 +616,7 @@ void gdb_init_cpu(CPUState *cpu) =20 void gdb_register_coprocessor(CPUState *cpu, gdb_get_reg_cb get_reg, gdb_set_reg_cb set_r= eg, - const GDBFeature *feature, int g_pos) + const GDBFeature *feature) { GDBRegisterState *s; guint i; @@ -634,14 +634,6 @@ void gdb_register_coprocessor(CPUState *cpu, =20 /* Add to end of list. */ cpu->gdb_num_regs +=3D feature->num_regs; - if (g_pos) { - if (g_pos !=3D base_reg) { - error_report("Error: Bad gdb register numbering for '%s', " - "expected %d got %d", feature->xml, g_pos, base_r= eg); - } else { - cpu->gdb_num_g_regs =3D cpu->gdb_num_regs; - } - } } =20 void gdb_unregister_coprocessor_all(CPUState *cpu) diff --git a/target/arm/gdbstub.c b/target/arm/gdbstub.c index c7d59fd3726..d6e29c4cf46 100644 --- a/target/arm/gdbstub.c +++ b/target/arm/gdbstub.c @@ -534,15 +534,13 @@ void arm_cpu_register_gdb_regs_for_features(ARMCPU *c= pu) } else { if (arm_feature(env, ARM_FEATURE_NEON)) { gdb_register_coprocessor(cs, vfp_gdb_get_reg, vfp_gdb_set_reg, - gdb_find_static_feature("arm-neon.xml= "), - 0); + gdb_find_static_feature("arm-neon.xml= ")); } else if (cpu_isar_feature(aa32_simd_r32, cpu)) { gdb_register_coprocessor(cs, vfp_gdb_get_reg, vfp_gdb_set_reg, - gdb_find_static_feature("arm-vfp3.xml= "), - 0); + gdb_find_static_feature("arm-vfp3.xml= ")); } else if (cpu_isar_feature(aa32_vfp_simd, cpu)) { gdb_register_coprocessor(cs, vfp_gdb_get_reg, vfp_gdb_set_reg, - gdb_find_static_feature("arm-vfp.xml"= ), 0); + gdb_find_static_feature("arm-vfp.xml"= )); } if (!arm_feature(env, ARM_FEATURE_M)) { /* @@ -550,29 +548,26 @@ void arm_cpu_register_gdb_regs_for_features(ARMCPU *c= pu) * expose to gdb. */ gdb_register_coprocessor(cs, vfp_gdb_get_sysreg, vfp_gdb_set_s= ysreg, - gdb_find_static_feature("arm-vfp-sysr= egs.xml"), - 0); + gdb_find_static_feature("arm-vfp-sysr= egs.xml")); } } if (cpu_isar_feature(aa32_mve, cpu) && tcg_enabled()) { gdb_register_coprocessor(cs, mve_gdb_get_reg, mve_gdb_set_reg, - gdb_find_static_feature("arm-m-profile-mv= e.xml"), - 0); + gdb_find_static_feature("arm-m-profile-mv= e.xml")); } gdb_register_coprocessor(cs, arm_gdb_get_sysreg, arm_gdb_set_sysreg, - arm_gen_dynamic_sysreg_feature(cs, cs->gdb_nu= m_regs), - 0); + arm_gen_dynamic_sysreg_feature(cs, cs->gdb_nu= m_regs)); =20 #ifdef CONFIG_TCG if (arm_feature(env, ARM_FEATURE_M) && tcg_enabled()) { gdb_register_coprocessor(cs, arm_gdb_get_m_systemreg, arm_gdb_set_m_systemreg, - arm_gen_dynamic_m_systemreg_feature(cs, cs->gdb_num_regs), 0); + arm_gen_dynamic_m_systemreg_feature(cs, cs->gdb_num_regs)); #ifndef CONFIG_USER_ONLY if (arm_feature(env, ARM_FEATURE_M_SECURITY)) { gdb_register_coprocessor(cs, arm_gdb_get_m_secextreg, arm_gdb_set_m_secextreg, - arm_gen_dynamic_m_secextreg_feature(cs, cs->gdb_num_regs),= 0); + arm_gen_dynamic_m_secextreg_feature(cs, cs->gdb_num_regs)); } #endif } diff --git a/target/arm/gdbstub64.c b/target/arm/gdbstub64.c index b71666c3a1d..a4fa740caf6 100644 --- a/target/arm/gdbstub64.c +++ b/target/arm/gdbstub64.c @@ -887,24 +887,22 @@ void aarch64_cpu_register_gdb_regs_for_features(ARMCP= U *cpu) isar_feature_aa64_sme(&cpu->isar)) { GDBFeature *feature =3D arm_gen_dynamic_svereg_feature(cs, cs->gdb= _num_regs); gdb_register_coprocessor(cs, aarch64_gdb_get_sve_reg, - aarch64_gdb_set_sve_reg, feature, 0); + aarch64_gdb_set_sve_reg, feature); } else { gdb_register_coprocessor(cs, aarch64_gdb_get_fpu_reg, aarch64_gdb_set_fpu_reg, - gdb_find_static_feature("aarch64-fpu.xml"= ), - 0); + gdb_find_static_feature("aarch64-fpu.xml"= )); } =20 if (isar_feature_aa64_sme(&cpu->isar)) { GDBFeature *sme_feature =3D arm_gen_dynamic_smereg_feature(cs, cs->gdb_num_regs); gdb_register_coprocessor(cs, aarch64_gdb_get_sme_reg, - aarch64_gdb_set_sme_reg, sme_feature, 0); + aarch64_gdb_set_sme_reg, sme_feature); if (isar_feature_aa64_sme2(&cpu->isar)) { gdb_register_coprocessor(cs, aarch64_gdb_get_sme2_reg, aarch64_gdb_set_sme2_reg, - gdb_find_static_feature("aarch64-sme2= .xml"), - 0); + gdb_find_static_feature("aarch64-sme2= .xml")); } } /* @@ -916,8 +914,7 @@ void aarch64_cpu_register_gdb_regs_for_features(ARMCPU = *cpu) if (isar_feature_aa64_pauth(&cpu->isar)) { gdb_register_coprocessor(cs, aarch64_gdb_get_pauth_reg, aarch64_gdb_set_pauth_reg, - gdb_find_static_feature("aarch64-pauth.xm= l"), - 0); + gdb_find_static_feature("aarch64-pauth.xm= l")); } =20 #ifdef CONFIG_USER_ONLY @@ -925,14 +922,12 @@ void aarch64_cpu_register_gdb_regs_for_features(ARMCP= U *cpu) if (cpu_isar_feature(aa64_mte, cpu)) { gdb_register_coprocessor(cs, aarch64_gdb_get_tag_ctl_reg, aarch64_gdb_set_tag_ctl_reg, - gdb_find_static_feature("aarch64-mte.xml"= ), - 0); + gdb_find_static_feature("aarch64-mte.xml"= )); } #endif =20 /* All AArch64 CPUs have at least TPIDR */ gdb_register_coprocessor(cs, aarch64_gdb_get_tls_reg, aarch64_gdb_set_tls_reg, - arm_gen_dynamic_tls_feature(cs, cs->gdb_num_r= egs), - 0); + arm_gen_dynamic_tls_feature(cs, cs->gdb_num_r= egs)); } diff --git a/target/hexagon/cpu.c b/target/hexagon/cpu.c index 58a22ee41f2..ffd14bb4678 100644 --- a/target/hexagon/cpu.c +++ b/target/hexagon/cpu.c @@ -322,7 +322,7 @@ static void hexagon_cpu_realize(DeviceState *dev, Error= **errp) =20 gdb_register_coprocessor(cs, hexagon_hvx_gdb_read_register, hexagon_hvx_gdb_write_register, - gdb_find_static_feature("hexagon-hvx.xml"), 0= ); + gdb_find_static_feature("hexagon-hvx.xml")); =20 qemu_init_vcpu(cs); cpu_reset(cs); diff --git a/target/i386/gdbstub.c b/target/i386/gdbstub.c index b86520f8f9c..5c5fa727216 100644 --- a/target/i386/gdbstub.c +++ b/target/i386/gdbstub.c @@ -501,8 +501,7 @@ void x86_cpu_gdb_init(CPUState *cs) if (env->features[FEAT_7_1_EDX] & CPUID_7_1_EDX_APXF) { gdb_register_coprocessor(cs, i386_cpu_gdb_get_egprs, i386_cpu_gdb_set_egprs, - gdb_find_static_feature("i386-64bit-apx.x= ml"), - 0); + gdb_find_static_feature("i386-64bit-apx.x= ml")); } #endif =20 @@ -510,10 +509,9 @@ void x86_cpu_gdb_init(CPUState *cs) gdb_register_coprocessor(cs, x86_cpu_gdb_read_linux_register, x86_cpu_gdb_write_linux_register, #ifdef TARGET_X86_64 - gdb_find_static_feature("i386-64bit-linux.xml= "), + gdb_find_static_feature("i386-64bit-linux.xml= ")); #else - gdb_find_static_feature("i386-32bit-linux.xml= "), + gdb_find_static_feature("i386-32bit-linux.xml= ")); #endif - 0); #endif } diff --git a/target/loongarch/gdbstub.c b/target/loongarch/gdbstub.c index 23a5eecc20b..3e9bdfa8bbf 100644 --- a/target/loongarch/gdbstub.c +++ b/target/loongarch/gdbstub.c @@ -180,16 +180,16 @@ void loongarch_cpu_register_gdb_regs_for_features(CPU= State *cs) =20 if (FIELD_EX32(env->cpucfg[2], CPUCFG2, FP)) { gdb_register_coprocessor(cs, loongarch_gdb_get_fpu, loongarch_gdb_= set_fpu, - gdb_find_static_feature("loongarch-fpu.xm= l"), 0); + gdb_find_static_feature("loongarch-fpu.xm= l")); } =20 if (FIELD_EX32(env->cpucfg[2], CPUCFG2, LSX)) { gdb_register_coprocessor(cs, loongarch_gdb_get_lsx, loongarch_gdb_= set_lsx, - gdb_find_static_feature("loongarch-lsx.xm= l"), 0); + gdb_find_static_feature("loongarch-lsx.xm= l")); } =20 if (FIELD_EX32(env->cpucfg[2], CPUCFG2, LASX)) { gdb_register_coprocessor(cs, loongarch_gdb_get_lasx, loongarch_gdb= _set_lasx, - gdb_find_static_feature("loongarch-lasx.x= ml"), 0); + gdb_find_static_feature("loongarch-lasx.x= ml")); } } diff --git a/target/m68k/helper.c b/target/m68k/helper.c index c566cb0a16c..9bab1843892 100644 --- a/target/m68k/helper.c +++ b/target/m68k/helper.c @@ -129,10 +129,10 @@ void m68k_cpu_init_gdb(M68kCPU *cpu) =20 if (m68k_feature(env, M68K_FEATURE_CF_FPU)) { gdb_register_coprocessor(cs, cf_fpu_gdb_get_reg, cf_fpu_gdb_set_re= g, - gdb_find_static_feature("cf-fp.xml"), 0); + gdb_find_static_feature("cf-fp.xml")); } else if (m68k_feature(env, M68K_FEATURE_FPU)) { gdb_register_coprocessor(cs, m68k_fpu_gdb_get_reg, m68k_fpu_gdb_se= t_reg, - gdb_find_static_feature("m68k-fp.xml"), 0= ); + gdb_find_static_feature("m68k-fp.xml")); } /* TODO: Add [E]MAC registers. */ } diff --git a/target/microblaze/cpu.c b/target/microblaze/cpu.c index ae41a1a3287..ec513ae82d4 100644 --- a/target/microblaze/cpu.c +++ b/target/microblaze/cpu.c @@ -265,8 +265,7 @@ static void mb_cpu_realizefn(DeviceState *dev, Error **= errp) =20 gdb_register_coprocessor(cs, mb_cpu_gdb_read_stack_protect, mb_cpu_gdb_write_stack_protect, - gdb_find_static_feature("microblaze-stack-pro= tect.xml"), - 0); + gdb_find_static_feature("microblaze-stack-pro= tect.xml")); =20 qemu_init_vcpu(cs); =20 diff --git a/target/ppc/gdbstub.c b/target/ppc/gdbstub.c index e0aae9c9eaf..4d622c5cad5 100644 --- a/target/ppc/gdbstub.c +++ b/target/ppc/gdbstub.c @@ -502,24 +502,23 @@ void ppc_gdb_init(CPUState *cs, PowerPCCPUClass *pcc) { if (pcc->insns_flags & PPC_FLOAT) { gdb_register_coprocessor(cs, gdb_get_float_reg, gdb_set_float_reg, - gdb_find_static_feature("power-fpu.xml"),= 0); + gdb_find_static_feature("power-fpu.xml")); } if (pcc->insns_flags & PPC_ALTIVEC) { gdb_register_coprocessor(cs, gdb_get_avr_reg, gdb_set_avr_reg, - gdb_find_static_feature("power-altivec.xm= l"), - 0); + gdb_find_static_feature("power-altivec.xm= l")); } if (pcc->insns_flags & PPC_SPE) { gdb_register_coprocessor(cs, gdb_get_spe_reg, gdb_set_spe_reg, - gdb_find_static_feature("power-spe.xml"),= 0); + gdb_find_static_feature("power-spe.xml")); } if (pcc->insns_flags2 & PPC2_VSX) { gdb_register_coprocessor(cs, gdb_get_vsx_reg, gdb_set_vsx_reg, - gdb_find_static_feature("power-vsx.xml"),= 0); + gdb_find_static_feature("power-vsx.xml")); } #ifndef CONFIG_USER_ONLY gdb_gen_spr_feature(cs); gdb_register_coprocessor(cs, gdb_get_spr_reg, gdb_set_spr_reg, - &pcc->gdb_spr, 0); + &pcc->gdb_spr); #endif } diff --git a/target/riscv/gdbstub.c b/target/riscv/gdbstub.c index a053009ccd3..6a5b7a82fd4 100644 --- a/target/riscv/gdbstub.c +++ b/target/riscv/gdbstub.c @@ -348,32 +348,27 @@ void riscv_cpu_register_gdb_regs_for_features(CPUStat= e *cs) CPURISCVState *env =3D &cpu->env; if (env->misa_ext & RVD) { gdb_register_coprocessor(cs, riscv_gdb_get_fpu, riscv_gdb_set_fpu, - gdb_find_static_feature("riscv-64bit-fpu.= xml"), - 0); + gdb_find_static_feature("riscv-64bit-fpu.= xml")); } else if (env->misa_ext & RVF) { gdb_register_coprocessor(cs, riscv_gdb_get_fpu, riscv_gdb_set_fpu, - gdb_find_static_feature("riscv-32bit-fpu.= xml"), - 0); + gdb_find_static_feature("riscv-32bit-fpu.= xml")); } if (cpu->cfg.ext_zve32x) { gdb_register_coprocessor(cs, riscv_gdb_get_vector, riscv_gdb_set_vector, - ricsv_gen_dynamic_vector_feature(cs, cs->= gdb_num_regs), - 0); + ricsv_gen_dynamic_vector_feature(cs, cs->= gdb_num_regs)); } switch (mcc->def->misa_mxl_max) { case MXL_RV32: gdb_register_coprocessor(cs, riscv_gdb_get_virtual, riscv_gdb_set_virtual, - gdb_find_static_feature("riscv-32bit-virt= ual.xml"), - 0); + gdb_find_static_feature("riscv-32bit-virt= ual.xml")); break; case MXL_RV64: case MXL_RV128: gdb_register_coprocessor(cs, riscv_gdb_get_virtual, riscv_gdb_set_virtual, - gdb_find_static_feature("riscv-64bit-virt= ual.xml"), - 0); + gdb_find_static_feature("riscv-64bit-virt= ual.xml")); break; default: g_assert_not_reached(); @@ -381,7 +376,6 @@ void riscv_cpu_register_gdb_regs_for_features(CPUState = *cs) =20 if (cpu->cfg.ext_zicsr) { gdb_register_coprocessor(cs, riscv_gdb_get_csr, riscv_gdb_set_csr, - riscv_gen_dynamic_csr_feature(cs, cs->gdb= _num_regs), - 0); + riscv_gen_dynamic_csr_feature(cs, cs->gdb= _num_regs)); } } diff --git a/target/s390x/gdbstub.c b/target/s390x/gdbstub.c index 9ae715add4d..efdaaefa6d0 100644 --- a/target/s390x/gdbstub.c +++ b/target/s390x/gdbstub.c @@ -347,34 +347,33 @@ void s390_cpu_gdb_init(CPUState *cs) { gdb_register_coprocessor(cs, cpu_read_ac_reg, cpu_write_ac_reg, - gdb_find_static_feature("s390-acr.xml"), 0); + gdb_find_static_feature("s390-acr.xml")); =20 gdb_register_coprocessor(cs, cpu_read_fp_reg, cpu_write_fp_reg, - gdb_find_static_feature("s390-fpr.xml"), 0); + gdb_find_static_feature("s390-fpr.xml")); =20 gdb_register_coprocessor(cs, cpu_read_vreg, cpu_write_vreg, - gdb_find_static_feature("s390-vx.xml"), 0); + gdb_find_static_feature("s390-vx.xml")); =20 gdb_register_coprocessor(cs, cpu_read_gs_reg, cpu_write_gs_reg, - gdb_find_static_feature("s390-gs.xml"), 0); + gdb_find_static_feature("s390-gs.xml")); =20 #ifndef CONFIG_USER_ONLY gdb_register_coprocessor(cs, cpu_read_c_reg, cpu_write_c_reg, - gdb_find_static_feature("s390-cr.xml"), 0); + gdb_find_static_feature("s390-cr.xml")); =20 gdb_register_coprocessor(cs, cpu_read_virt_reg, cpu_write_virt_reg, - gdb_find_static_feature("s390-virt.xml"), 0); + gdb_find_static_feature("s390-virt.xml")); =20 if (kvm_enabled()) { gdb_register_coprocessor(cs, cpu_read_virt_kvm_reg, cpu_write_virt_kvm_reg, - gdb_find_static_feature("s390-virt-kvm.xm= l"), - 0); + gdb_find_static_feature("s390-virt-kvm.xm= l")); } #endif } diff --git a/target/sparc/gdbstub.c b/target/sparc/gdbstub.c index 792bf70a145..2874ce1b350 100644 --- a/target/sparc/gdbstub.c +++ b/target/sparc/gdbstub.c @@ -271,20 +271,16 @@ void sparc_cpu_register_gdb_regs(CPUState *cs) #if defined(TARGET_ABI32) || !defined(TARGET_SPARC64) gdb_register_coprocessor(cs, sparc_fpu_gdb_read_register, sparc_fpu_gdb_write_register, - gdb_find_static_feature("sparc32-fpu.xml"), - 0); + gdb_find_static_feature("sparc32-fpu.xml")); gdb_register_coprocessor(cs, sparc_cp0_gdb_read_register, sparc_cp0_gdb_write_register, - gdb_find_static_feature("sparc32-cp0.xml"), - 0); + gdb_find_static_feature("sparc32-cp0.xml")); #else gdb_register_coprocessor(cs, sparc_fpu_gdb_read_register, sparc_fpu_gdb_write_register, - gdb_find_static_feature("sparc64-fpu.xml"), - 0); + gdb_find_static_feature("sparc64-fpu.xml")); gdb_register_coprocessor(cs, sparc_cp0_gdb_read_register, sparc_cp0_gdb_write_register, - gdb_find_static_feature("sparc64-cp0.xml"), - 0); + gdb_find_static_feature("sparc64-cp0.xml")); #endif } --=20 2.53.0