From nobody Mon Mar 2 08:50:01 2026 Delivered-To: importer@patchew.org Authentication-Results: mx.zohomail.com; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=fail(p=none dis=none) header.from=zte.com.cn Return-Path: Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) by mx.zohomail.com with SMTPS id 1772186593057172.72893588075715; Fri, 27 Feb 2026 02:03:13 -0800 (PST) Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1vvugZ-0001RW-V8; Fri, 27 Feb 2026 05:03:03 -0500 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1vvugW-0001R9-6H; Fri, 27 Feb 2026 05:03:00 -0500 Received: from mxhk.zte.com.cn ([160.30.148.35]) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1vvugT-0003oO-Ix; Fri, 27 Feb 2026 05:02:59 -0500 Received: from mse-fl2.zte.com.cn (unknown [10.5.228.133]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange x25519 server-signature RSA-PSS (2048 bits) server-digest SHA256) (No client certificate requested) by mxhk.zte.com.cn (FangMail) with ESMTPS id 4fMkR04Wtnz8Xs7G; Fri, 27 Feb 2026 18:02:52 +0800 (CST) Received: from xaxapp04.zte.com.cn ([10.99.98.157]) by mse-fl2.zte.com.cn with SMTP id 61RA2eZP079405; Fri, 27 Feb 2026 18:02:40 +0800 (+08) (envelope-from liu.xuemei1@zte.com.cn) Received: from mapi (xaxapp02[null]) by mapi (Zmail) with MAPI id mid32; Fri, 27 Feb 2026 18:02:43 +0800 (CST) X-Zmail-TransId: 2afa69a16bc3011-63ac1 X-Mailer: Zmail v1.0 Message-ID: <20260227180243309RupzclQ90f5u2KZTabSn0@zte.com.cn> In-Reply-To: <20260227180104794YvW9Rb2I_kAGzUruZL11Q@zte.com.cn> References: 20260227180104794YvW9Rb2I_kAGzUruZL11Q@zte.com.cn Date: Fri, 27 Feb 2026 18:02:43 +0800 (CST) Mime-Version: 1.0 From: To: , , , , Cc: , , Subject: =?UTF-8?B?W1BBVENIIDEvM10gdGFyZ2V0L3Jpc2N2L2t2bTogY3JlYXRlIGt2bV9yaXNjdl9haWFfYWNjZXNzX3JlZw==?= X-MAIL: mse-fl2.zte.com.cn 61RA2eZP079405 X-TLS: YES X-SPF-DOMAIN: zte.com.cn X-ENVELOPE-SENDER: liu.xuemei1@zte.com.cn X-SPF: None X-SOURCE-IP: 10.5.228.133 unknown Fri, 27 Feb 2026 18:02:52 +0800 X-Fangmail-Anti-Spam-Filtered: true X-Fangmail-MID-QID: 69A16BCC.001/4fMkR04Wtnz8Xs7G Received-SPF: pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; envelope-from=qemu-devel-bounces+importer=patchew.org@nongnu.org; helo=lists.gnu.org; Received-SPF: pass client-ip=160.30.148.35; envelope-from=liu.xuemei1@zte.com.cn; helo=mxhk.zte.com.cn X-Spam_score_int: -8 X-Spam_score: -0.9 X-Spam_bar: / X-Spam_report: (-0.9 / 5.0 requ) BAYES_00=-1.9, RCVD_IN_VALIDITY_RPBL_BLOCKED=0.306, RCVD_IN_VALIDITY_SAFE_BLOCKED=0.668, SPF_HELO_NONE=0.001, SPF_PASS=-0.001, UNPARSEABLE_RELAY=0.001 autolearn=no autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: qemu development List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+importer=patchew.org@nongnu.org Sender: qemu-devel-bounces+importer=patchew.org@nongnu.org X-ZM-MESSAGEID: 1772186596454158500 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Xuemei Liu Create common function kvm_riscv_aia_access_reg to access APLIC and IMSIC regs Signed-off-by: Xuemei Liu Reviewed-by: Chao Liu --- target/riscv/kvm/kvm-cpu.c | 7 ++++++- target/riscv/kvm/kvm_riscv.h | 1 + 2 files changed, 7 insertions(+), 1 deletion(-) diff --git a/target/riscv/kvm/kvm-cpu.c b/target/riscv/kvm/kvm-cpu.c index befcbb0a9a..2c29d8d07c 100644 --- a/target/riscv/kvm/kvm-cpu.c +++ b/target/riscv/kvm/kvm-cpu.c @@ -58,6 +58,7 @@ void riscv_kvm_aplic_request(void *opaque, int irq, int l= evel) } static bool cap_has_mp_state; +static int aia_fd =3D -1; #define KVM_RISCV_REG_ID_U32(type, idx) (KVM_REG_RISCV | KVM_REG_SIZE_U32 = | \ type | idx) @@ -1842,13 +1843,17 @@ void kvm_arch_accel_class_init(ObjectClass *oc) "auto"); } +void kvm_riscv_aia_access_reg(int group, uint64_t addr, void *val, bool wr= ite) +{ + kvm_device_access(aia_fd, group, addr, val, write, &error_abort); +} + void kvm_riscv_aia_create(MachineState *machine, uint64_t group_shift, uint64_t aia_irq_num, uint64_t aia_msi_num, uint64_t aplic_base, uint64_t imsic_base, uint64_t guest_num) { int ret, i; - int aia_fd =3D -1; uint64_t default_aia_mode; uint64_t socket_count =3D riscv_socket_count(machine); uint64_t max_hart_per_socket =3D 0; diff --git a/target/riscv/kvm/kvm_riscv.h b/target/riscv/kvm/kvm_riscv.h index 953db94160..cec13d9f31 100644 --- a/target/riscv/kvm/kvm_riscv.h +++ b/target/riscv/kvm/kvm_riscv.h @@ -23,6 +23,7 @@ void kvm_riscv_reset_vcpu(RISCVCPU *cpu); void kvm_riscv_set_irq(RISCVCPU *cpu, int irq, int level); +void kvm_riscv_aia_access_reg(int group, uint64_t addr, void *val, bool wr= ite); void kvm_riscv_aia_create(MachineState *machine, uint64_t group_shift, uint64_t aia_irq_num, uint64_t aia_msi_num, uint64_t aplic_base, uint64_t imsic_base, --=20 2.27.0 From nobody Mon Mar 2 08:50:01 2026 Delivered-To: importer@patchew.org Authentication-Results: mx.zohomail.com; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=fail(p=none dis=none) header.from=zte.com.cn Return-Path: Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) by mx.zohomail.com with SMTPS id 1772186773193542.7793649736225; Fri, 27 Feb 2026 02:06:13 -0800 (PST) Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1vvujP-0002Oi-Hq; Fri, 27 Feb 2026 05:05:59 -0500 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1vvujL-0002Nn-Ux; Fri, 27 Feb 2026 05:05:55 -0500 Received: from mxhk.zte.com.cn ([160.30.148.34]) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1vvujH-0005Ey-7m; Fri, 27 Feb 2026 05:05:53 -0500 Received: from mse-fl1.zte.com.cn (unknown [10.5.228.132]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange x25519 server-signature RSA-PSS (2048 bits) server-digest SHA256) (No client certificate requested) by mxhk.zte.com.cn (FangMail) with ESMTPS id 4fMkVK4rWpz4y4Zn; Fri, 27 Feb 2026 18:05:45 +0800 (CST) Received: from xaxapp05.zte.com.cn ([10.99.98.109]) by mse-fl1.zte.com.cn with SMTP id 61RA5YSa098410; Fri, 27 Feb 2026 18:05:35 +0800 (+08) (envelope-from liu.xuemei1@zte.com.cn) Received: from mapi (xaxapp05[null]) by mapi (Zmail) with MAPI id mid32; Fri, 27 Feb 2026 18:05:37 +0800 (CST) X-Zmail-TransId: 2afc69a16c71f43-629f5 X-Mailer: Zmail v1.0 Message-ID: <20260227180537641ywDyRd1dHlebVETYjXAFI@zte.com.cn> In-Reply-To: <20260227180104794YvW9Rb2I_kAGzUruZL11Q@zte.com.cn> References: 20260227180104794YvW9Rb2I_kAGzUruZL11Q@zte.com.cn Date: Fri, 27 Feb 2026 18:05:37 +0800 (CST) Mime-Version: 1.0 From: To: , , , , Cc: , , Subject: =?UTF-8?B?W1BBVENIIDIvM10gaHcvaW50Yy9yaXNjdl9hcGxpYzogQWRkIGluLWtlcm5lbCBhcGxpYyBzYXZlIGFuZCByZXN0b3JlCgogZnVuY3Rpb24=?= X-MAIL: mse-fl1.zte.com.cn 61RA5YSa098410 X-TLS: YES X-SPF-DOMAIN: zte.com.cn X-ENVELOPE-SENDER: liu.xuemei1@zte.com.cn X-SPF: None X-SOURCE-IP: 10.5.228.132 unknown Fri, 27 Feb 2026 18:05:46 +0800 X-Fangmail-Anti-Spam-Filtered: true X-Fangmail-MID-QID: 69A16C79.001/4fMkVK4rWpz4y4Zn Received-SPF: pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; envelope-from=qemu-devel-bounces+importer=patchew.org@nongnu.org; helo=lists.gnu.org; Received-SPF: pass client-ip=160.30.148.34; envelope-from=liu.xuemei1@zte.com.cn; helo=mxhk.zte.com.cn X-Spam_score_int: -8 X-Spam_score: -0.9 X-Spam_bar: / X-Spam_report: (-0.9 / 5.0 requ) BAYES_00=-1.9, RCVD_IN_VALIDITY_RPBL_BLOCKED=0.306, RCVD_IN_VALIDITY_SAFE_BLOCKED=0.668, SPF_HELO_NONE=0.001, SPF_PASS=-0.001, UNPARSEABLE_RELAY=0.001 autolearn=no autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: qemu development List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+importer=patchew.org@nongnu.org Sender: qemu-devel-bounces+importer=patchew.org@nongnu.org X-ZM-MESSAGEID: 1772186777337158500 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Xuemei Liu Add save and restore function if riscv_use_emulated_aplic return false, it is to get and set APLIC irqchip state from KVM kernel. Signed-off-by: Xuemei Liu Reviewed-by: Chao Liu --- hw/intc/riscv_aplic.c | 200 ++++++++++++++++++++++++++++------ include/hw/intc/riscv_aplic.h | 4 + 2 files changed, 173 insertions(+), 31 deletions(-) diff --git a/hw/intc/riscv_aplic.c b/hw/intc/riscv_aplic.c index 8f70043111..3523e63fb0 100644 --- a/hw/intc/riscv_aplic.c +++ b/hw/intc/riscv_aplic.c @@ -922,14 +922,7 @@ static void riscv_aplic_realize(DeviceState *dev, Erro= r **errp) } aplic->bitfield_words =3D (aplic->num_irqs + 31) >> 5; - aplic->sourcecfg =3D g_new0(uint32_t, aplic->num_irqs); aplic->state =3D g_new0(uint32_t, aplic->num_irqs); - aplic->target =3D g_new0(uint32_t, aplic->num_irqs); - if (!aplic->msimode) { - for (i =3D 0; i < aplic->num_irqs; i++) { - aplic->target[i] =3D 1; - } - } aplic->idelivery =3D g_new0(uint32_t, aplic->num_harts); aplic->iforce =3D g_new0(uint32_t, aplic->num_harts); aplic->ithreshold =3D g_new0(uint32_t, aplic->num_harts); @@ -941,6 +934,19 @@ static void riscv_aplic_realize(DeviceState *dev, Erro= r **errp) if (kvm_enabled()) { aplic->kvm_splitmode =3D true; } + } else { + aplic->nr_words =3D DIV_ROUND_UP(aplic->num_irqs, 32); + aplic->setip =3D g_new0(uint32_t, aplic->nr_words); + aplic->clrip =3D g_new0(uint32_t, aplic->nr_words); + aplic->setie =3D g_new0(uint32_t, aplic->nr_words); + } + + aplic->sourcecfg =3D g_new0(uint32_t, aplic->num_irqs); + aplic->target =3D g_new0(uint32_t, aplic->num_irqs); + if (!aplic->msimode) { + for (i =3D 0; i < aplic->num_irqs; i++) { + aplic->target[i] =3D 1; + } } /* @@ -968,47 +974,179 @@ static const Property riscv_aplic_properties[] =3D { DEFINE_PROP_BOOL("mmode", RISCVAPLICState, mmode, 0), }; -static bool riscv_aplic_state_needed(void *opaque) +static bool riscv_aplic_emul_state_needed(void *opaque) { RISCVAPLICState *aplic =3D opaque; return riscv_use_emulated_aplic(aplic->msimode); } +static const VMStateDescription vmstate_riscv_aplic_emul =3D { + .name =3D "riscv_aplic_emul", + .version_id =3D 1, + .minimum_version_id =3D 1, + .needed =3D riscv_aplic_emul_state_needed, + .fields =3D (const VMStateField[]) { + VMSTATE_VARRAY_UINT32(state, RISCVAPLICState, + num_irqs, 0, + vmstate_info_uint32, uint32_t), + VMSTATE_UINT32(mmsicfgaddr, RISCVAPLICState), + VMSTATE_UINT32(mmsicfgaddrH, RISCVAPLICState), + VMSTATE_UINT32(smsicfgaddr, RISCVAPLICState), + VMSTATE_UINT32(smsicfgaddrH, RISCVAPLICState), + VMSTATE_UINT32(kvm_msicfgaddr, RISCVAPLICState), + VMSTATE_UINT32(kvm_msicfgaddrH, RISCVAPLICState), + VMSTATE_VARRAY_UINT32(idelivery, RISCVAPLICState, + num_harts, 0, + vmstate_info_uint32, uint32_t), + VMSTATE_VARRAY_UINT32(iforce, RISCVAPLICState, + num_harts, 0, + vmstate_info_uint32, uint32_t), + VMSTATE_VARRAY_UINT32(ithreshold, RISCVAPLICState, + num_harts, 0, + vmstate_info_uint32, uint32_t), + VMSTATE_END_OF_LIST() + } +}; + +static bool riscv_aplic_in_kernel_state_needed(void *opaque) +{ + RISCVAPLICState *aplic =3D opaque; + + return !riscv_use_emulated_aplic(aplic->msimode); +} + +static int riscv_aplic_in_kernel_pre_save(void *opaque) +{ + RISCVAPLICState *aplic =3D opaque; + + if (!riscv_use_emulated_aplic(aplic->msimode)) { + for (uint32_t i =3D 0; i < aplic->nr_words; i++) { + kvm_riscv_aia_access_reg(KVM_DEV_RISCV_AIA_GRP_APLIC, + APLIC_SETIP_BASE + i * 4, + aplic->setip + i, false); + kvm_riscv_aia_access_reg(KVM_DEV_RISCV_AIA_GRP_APLIC, + APLIC_CLRIP_BASE + i * 4, + aplic->clrip + i, false); + kvm_riscv_aia_access_reg(KVM_DEV_RISCV_AIA_GRP_APLIC, + APLIC_SETIE_BASE + i * 4, + aplic->setie + i, false); + } + } + + return 0; +} + +static int riscv_aplic_in_kernel_post_load(void *opaque, int version_id) +{ + RISCVAPLICState *aplic =3D opaque; + + if (!riscv_use_emulated_aplic(aplic->msimode)) { + for (uint32_t i =3D 0; i < aplic->nr_words; i++) { + kvm_riscv_aia_access_reg(KVM_DEV_RISCV_AIA_GRP_APLIC, + APLIC_SETIP_BASE + i * 4, + aplic->setip + i, true); + kvm_riscv_aia_access_reg(KVM_DEV_RISCV_AIA_GRP_APLIC, + APLIC_CLRIP_BASE + i * 4, + aplic->clrip + i, true); + kvm_riscv_aia_access_reg(KVM_DEV_RISCV_AIA_GRP_APLIC, + APLIC_SETIE_BASE + i * 4, + aplic->setie + i, true); + } + } + + return 0; +} + +static const VMStateDescription vmstate_riscv_aplic_in_kernel =3D { + .name =3D "riscv_aplic_in_kernel", + .version_id =3D 1, + .minimum_version_id =3D 1, + .needed =3D riscv_aplic_in_kernel_state_needed, + .pre_save =3D riscv_aplic_in_kernel_pre_save, + .post_load =3D riscv_aplic_in_kernel_post_load, + .fields =3D (const VMStateField[]) { + VMSTATE_VARRAY_UINT32(setip, RISCVAPLICState, + nr_words, 0, + vmstate_info_uint32, uint32_t), + VMSTATE_VARRAY_UINT32(clrip, RISCVAPLICState, + nr_words, 0, + vmstate_info_uint32, uint32_t), + VMSTATE_VARRAY_UINT32(setie, RISCVAPLICState, + nr_words, 0, + vmstate_info_uint32, uint32_t), + VMSTATE_END_OF_LIST() + } +}; + +static int riscv_aplic_pre_save(void *opaque) +{ + RISCVAPLICState *aplic =3D opaque; + + if (!riscv_use_emulated_aplic(aplic->msimode)) { + kvm_riscv_aia_access_reg(KVM_DEV_RISCV_AIA_GRP_APLIC, APLIC_DOMAIN= CFG, + &aplic->domaincfg, false); + kvm_riscv_aia_access_reg(KVM_DEV_RISCV_AIA_GRP_APLIC, APLIC_GENMSI, + &aplic->genmsi, false); + + for (uint32_t i =3D 1; i < aplic->num_irqs; i++) { + kvm_riscv_aia_access_reg(KVM_DEV_RISCV_AIA_GRP_APLIC, + APLIC_SOURCECFG_BASE + (i - 1) * 4, + aplic->sourcecfg + i, false); + kvm_riscv_aia_access_reg(KVM_DEV_RISCV_AIA_GRP_APLIC, + APLIC_TARGET_BASE + (i - 1) * 4, + aplic->target + i, false); + } + } + + return 0; +} + +static int riscv_aplic_post_load(void *opaque, int version_id) +{ + RISCVAPLICState *aplic =3D opaque; + + if (!riscv_use_emulated_aplic(aplic->msimode)) { + kvm_riscv_aia_access_reg(KVM_DEV_RISCV_AIA_GRP_APLIC, APLIC_DOMAIN= CFG, + &aplic->domaincfg, true); + kvm_riscv_aia_access_reg(KVM_DEV_RISCV_AIA_GRP_APLIC, APLIC_GENMSI, + &aplic->genmsi, true); + + for (uint32_t i =3D 1; i < aplic->num_irqs; i++) { + kvm_riscv_aia_access_reg(KVM_DEV_RISCV_AIA_GRP_APLIC, + APLIC_SOURCECFG_BASE + (i - 1) * 4, + aplic->sourcecfg + i, true); + kvm_riscv_aia_access_reg(KVM_DEV_RISCV_AIA_GRP_APLIC, + APLIC_TARGET_BASE + (i - 1) * 4, + aplic->target + i, true); + } + } + + return 0; +} + static const VMStateDescription vmstate_riscv_aplic =3D { .name =3D "riscv_aplic", - .version_id =3D 3, - .minimum_version_id =3D 3, - .needed =3D riscv_aplic_state_needed, + .version_id =3D 4, + .minimum_version_id =3D 4, + .pre_save =3D riscv_aplic_pre_save, + .post_load =3D riscv_aplic_post_load, .fields =3D (const VMStateField[]) { VMSTATE_UINT32(domaincfg, RISCVAPLICState), - VMSTATE_UINT32(mmsicfgaddr, RISCVAPLICState), - VMSTATE_UINT32(mmsicfgaddrH, RISCVAPLICState), - VMSTATE_UINT32(smsicfgaddr, RISCVAPLICState), - VMSTATE_UINT32(smsicfgaddrH, RISCVAPLICState), VMSTATE_UINT32(genmsi, RISCVAPLICState), - VMSTATE_UINT32(kvm_msicfgaddr, RISCVAPLICState), - VMSTATE_UINT32(kvm_msicfgaddrH, RISCVAPLICState), - VMSTATE_VARRAY_UINT32(sourcecfg, RISCVAPLICState, - num_irqs, 0, - vmstate_info_uint32, uint32_t), - VMSTATE_VARRAY_UINT32(state, RISCVAPLICState, + VMSTATE_VARRAY_UINT32(sourcecfg , RISCVAPLICState, num_irqs, 0, vmstate_info_uint32, uint32_t), VMSTATE_VARRAY_UINT32(target, RISCVAPLICState, num_irqs, 0, vmstate_info_uint32, uint32_t), - VMSTATE_VARRAY_UINT32(idelivery, RISCVAPLICState, - num_harts, 0, - vmstate_info_uint32, uint32_t), - VMSTATE_VARRAY_UINT32(iforce, RISCVAPLICState, - num_harts, 0, - vmstate_info_uint32, uint32_t), - VMSTATE_VARRAY_UINT32(ithreshold, RISCVAPLICState, - num_harts, 0, - vmstate_info_uint32, uint32_t), VMSTATE_END_OF_LIST() - } + }, + .subsections =3D (const VMStateDescription * const []) { + &vmstate_riscv_aplic_emul, + &vmstate_riscv_aplic_in_kernel, + NULL + } }; static void riscv_aplic_class_init(ObjectClass *klass, const void *data) diff --git a/include/hw/intc/riscv_aplic.h b/include/hw/intc/riscv_aplic.h index c7a4d4ad01..1976bea68c 100644 --- a/include/hw/intc/riscv_aplic.h +++ b/include/hw/intc/riscv_aplic.h @@ -53,6 +53,9 @@ struct RISCVAPLICState { uint32_t *idelivery; uint32_t *iforce; uint32_t *ithreshold; + uint32_t *setip; + uint32_t *clrip; + uint32_t *setie; /* topology */ #define QEMU_APLIC_MAX_CHILDREN 16 @@ -66,6 +69,7 @@ struct RISCVAPLICState { uint32_t num_harts; uint32_t iprio_mask; uint32_t num_irqs; + uint32_t nr_words; bool msimode; bool mmode; --=20 2.27.0 From nobody Mon Mar 2 08:50:01 2026 Delivered-To: importer@patchew.org Authentication-Results: mx.zohomail.com; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=fail(p=none dis=none) header.from=zte.com.cn Return-Path: Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) by mx.zohomail.com with SMTPS id 177218702756839.21111629669565; Fri, 27 Feb 2026 02:10:27 -0800 (PST) Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1vvun7-0003kH-VQ; Fri, 27 Feb 2026 05:09:50 -0500 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1vvun6-0003jx-9D; Fri, 27 Feb 2026 05:09:48 -0500 Received: from mxct.zte.com.cn ([183.62.165.209]) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1vvun2-0006ny-St; Fri, 27 Feb 2026 05:09:47 -0500 Received: from mse-fl2.zte.com.cn (unknown [10.5.228.133]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange x25519 server-signature RSA-PSS (2048 bits) server-digest SHA256) (No client certificate requested) by mxct.zte.com.cn (FangMail) with ESMTPS id 4fMkZm0mkwz51Sl8; Fri, 27 Feb 2026 18:09:36 +0800 (CST) Received: from xaxapp05.zte.com.cn ([10.99.98.109]) by mse-fl2.zte.com.cn with SMTP id 61RA9YO1093381; Fri, 27 Feb 2026 18:09:35 +0800 (+08) (envelope-from liu.xuemei1@zte.com.cn) Received: from mapi (xaxapp02[null]) by mapi (Zmail) with MAPI id mid32; Fri, 27 Feb 2026 18:09:37 +0800 (CST) X-Zmail-TransId: 2afa69a16d6104f-6baf7 X-Mailer: Zmail v1.0 Message-ID: <20260227180937387Xf5-8a9sUNkRZnzDB99ay@zte.com.cn> In-Reply-To: <20260227180104794YvW9Rb2I_kAGzUruZL11Q@zte.com.cn> References: 20260227180104794YvW9Rb2I_kAGzUruZL11Q@zte.com.cn Date: Fri, 27 Feb 2026 18:09:37 +0800 (CST) Mime-Version: 1.0 From: To: , , , , Cc: , , Subject: =?UTF-8?B?W1BBVENIIDMvM10gaHcvaW50Yy9pbXNpYzogQWRkIGluLWtlcm5lbCBpbXNpYyBzYXZlIGFuZCByZXN0b3JlCgogZnVuY3Rpb24=?= X-MAIL: mse-fl2.zte.com.cn 61RA9YO1093381 X-TLS: YES X-SPF-DOMAIN: zte.com.cn X-ENVELOPE-SENDER: liu.xuemei1@zte.com.cn X-SPF: None X-SOURCE-IP: 10.5.228.133 unknown Fri, 27 Feb 2026 18:09:36 +0800 X-Fangmail-Anti-Spam-Filtered: true X-Fangmail-MID-QID: 69A16D60.000/4fMkZm0mkwz51Sl8 Received-SPF: pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; envelope-from=qemu-devel-bounces+importer=patchew.org@nongnu.org; helo=lists.gnu.org; Received-SPF: pass client-ip=183.62.165.209; envelope-from=liu.xuemei1@zte.com.cn; helo=mxct.zte.com.cn X-Spam_score_int: -31 X-Spam_score: -3.2 X-Spam_bar: --- X-Spam_report: (-3.2 / 5.0 requ) BAYES_00=-1.9, RCVD_IN_DNSWL_MED=-2.3, RCVD_IN_MSPIKE_H5=0.001, RCVD_IN_MSPIKE_WL=0.001, RCVD_IN_VALIDITY_RPBL_BLOCKED=0.306, RCVD_IN_VALIDITY_SAFE_BLOCKED=0.668, SPF_HELO_NONE=0.001, SPF_PASS=-0.001, UNPARSEABLE_RELAY=0.001 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: qemu development List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+importer=patchew.org@nongnu.org Sender: qemu-devel-bounces+importer=patchew.org@nongnu.org X-ZM-MESSAGEID: 1772187030950158500 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Xuemei Liu Add save and store funtction if kvm_irqchip_in_kernel() return true, it is to get and set IMSIC irqchip state from KVM kernel. Signed-off-by: Xuemei Liu Reviewed-by: Chao Liu --- hw/intc/riscv_imsic.c | 171 +++++++++++++++++++++++++++++++--- include/hw/intc/riscv_imsic.h | 2 + 2 files changed, 159 insertions(+), 14 deletions(-) diff --git a/hw/intc/riscv_imsic.c b/hw/intc/riscv_imsic.c index 7c9a012033..c0b07de0fc 100644 --- a/hw/intc/riscv_imsic.c +++ b/hw/intc/riscv_imsic.c @@ -34,6 +34,7 @@ #include "system/system.h" #include "system/kvm.h" #include "migration/vmstate.h" +#include "kvm/kvm_riscv.h" #define IMSIC_MMIO_PAGE_LE 0x00 #define IMSIC_MMIO_PAGE_BE 0x04 @@ -363,11 +364,12 @@ static void riscv_imsic_realize(DeviceState *dev, Err= or **errp) qdev_init_gpio_out(dev, imsic->external_irqs, imsic->num_pages); imsic->num_eistate =3D imsic->num_pages * imsic->num_irqs; - imsic->eidelivery =3D g_new0(uint32_t, imsic->num_pages); - imsic->eithreshold =3D g_new0(uint32_t, imsic->num_pages); imsic->eistate =3D g_new0(uint32_t, imsic->num_eistate); } + imsic->eidelivery =3D g_new0(uint32_t, imsic->num_pages); + imsic->eithreshold =3D g_new0(uint32_t, imsic->num_pages); + memory_region_init_io(&imsic->mmio, OBJECT(dev), &riscv_imsic_ops, imsic, TYPE_RISCV_IMSIC, IMSIC_MMIO_SIZE(imsic->num_pages)); @@ -398,23 +400,17 @@ static const Property riscv_imsic_properties[] =3D { DEFINE_PROP_UINT32("num-irqs", RISCVIMSICState, num_irqs, 0), }; -static bool riscv_imsic_state_needed(void *opaque) +static bool riscv_imsic_emul_state_needed(void *opaque) { return !kvm_irqchip_in_kernel(); } -static const VMStateDescription vmstate_riscv_imsic =3D { - .name =3D "riscv_imsic", - .version_id =3D 2, - .minimum_version_id =3D 2, - .needed =3D riscv_imsic_state_needed, +static const VMStateDescription vmstate_riscv_imsic_emul =3D { + .name =3D "riscv_imsic_emul", + .version_id =3D 1, + .minimum_version_id =3D 1, + .needed =3D riscv_imsic_emul_state_needed, .fields =3D (const VMStateField[]) { - VMSTATE_VARRAY_UINT32(eidelivery, RISCVIMSICState, - num_pages, 0, - vmstate_info_uint32, uint32_t), - VMSTATE_VARRAY_UINT32(eithreshold, RISCVIMSICState, - num_pages, 0, - vmstate_info_uint32, uint32_t), VMSTATE_VARRAY_UINT32(eistate, RISCVIMSICState, num_eistate, 0, vmstate_info_uint32, uint32_t), @@ -422,6 +418,153 @@ static const VMStateDescription vmstate_riscv_imsic = =3D { } }; +static bool riscv_imsic_in_kernel_state_needed(void *opaque) +{ + return kvm_irqchip_in_kernel(); +} + +static int riscv_imsic_in_kernel_pre_save(void *opaque) +{ + RISCVIMSICState *imsic =3D opaque; + uint64_t attr; + + if (kvm_irqchip_in_kernel()) { + for (uint32_t i =3D 0; i < BITS_TO_LONGS(imsic->num_irqs); i++) { + attr =3D KVM_DEV_RISCV_AIA_IMSIC_MKATTR(imsic->hartid, + ISELECT_IMSIC_EIE0 + i *= 2); + kvm_riscv_aia_access_reg(KVM_DEV_RISCV_AIA_GRP_IMSIC, attr, + imsic->eie + i * 2 , false); + + attr =3D KVM_DEV_RISCV_AIA_IMSIC_MKATTR(imsic->hartid, + ISELECT_IMSIC_EIP0 + i *= 2); + kvm_riscv_aia_access_reg(KVM_DEV_RISCV_AIA_GRP_IMSIC, attr, + imsic->eip + i * 2, false); +#ifdef CONFIG_32BIT + attr =3D KVM_DEV_RISCV_AIA_IMSIC_MKATTR(imsic->hartid, + ISELECT_IMSIC_EIE0 + i *= 2 + 1); + kvm_riscv_aia_access_reg(KVM_DEV_RISCV_AIA_GRP_IMSIC, attr, + imsic->eie + i * 2 + 1, false); + + attr =3D KVM_DEV_RISCV_AIA_IMSIC_MKATTR(imsic->hartid, + ISELECT_IMSIC_EIP0 + i *= 2 + 1); + kvm_riscv_aia_access_reg(KVM_DEV_RISCV_AIA_GRP_IMSIC, attr, + imsic->eip + i * 2 + 1, false); +#endif + } + } + + return 0; +} + +static int riscv_imsic_in_kernel_post_load(void *opaque, int version_id) +{ + RISCVIMSICState *imsic =3D opaque; + uint64_t attr; + + if (kvm_irqchip_in_kernel()) { + for (uint32_t i =3D 0; i < BITS_TO_LONGS(imsic->num_irqs); i++) { + attr =3D KVM_DEV_RISCV_AIA_IMSIC_MKATTR(imsic->hartid, + ISELECT_IMSIC_EIE0 + i *= 2); + kvm_riscv_aia_access_reg(KVM_DEV_RISCV_AIA_GRP_IMSIC, attr, + imsic->eie + i * 2, true); + + attr =3D KVM_DEV_RISCV_AIA_IMSIC_MKATTR(imsic->hartid, + ISELECT_IMSIC_EIP0 + i *= 2); + kvm_riscv_aia_access_reg(KVM_DEV_RISCV_AIA_GRP_IMSIC, attr, + imsic->eip + i * 2, true); +#ifdef CONFIG_32BIT + attr =3D KVM_DEV_RISCV_AIA_IMSIC_MKATTR(imsic->hartid, + ISELECT_IMSIC_EIE0 + i *= 2 + 1); + kvm_riscv_aia_access_reg(KVM_DEV_RISCV_AIA_GRP_IMSIC, attr, + imsic->eie + i * 2 + 1, true); + + attr =3D KVM_DEV_RISCV_AIA_IMSIC_MKATTR(imsic->hartid, + ISELECT_IMSIC_EIP0 + i *= 2 + 1); + kvm_riscv_aia_access_reg(KVM_DEV_RISCV_AIA_GRP_IMSIC, attr, + imsic->eip + i * 2 + 1, true); +#endif + } + } + + return 0; +} + +static const VMStateDescription vmstate_riscv_imsic_in_kernel =3D { + .name =3D "riscv_imsic_in_kernel", + .version_id =3D 1, + .minimum_version_id =3D 1, + .needed =3D riscv_imsic_in_kernel_state_needed, + .pre_save =3D riscv_imsic_in_kernel_pre_save, + .post_load =3D riscv_imsic_in_kernel_post_load, + .fields =3D (const VMStateField[]) { + VMSTATE_UINT64_ARRAY(eie, RISCVIMSICState, 64), + VMSTATE_UINT64_ARRAY(eip, RISCVIMSICState, 64), + VMSTATE_END_OF_LIST() + } +}; + +static int riscv_imsic_pre_save(void *opaque) +{ + RISCVIMSICState *imsic =3D opaque; + uint64_t attr; + + if (kvm_irqchip_in_kernel()) { + attr =3D KVM_DEV_RISCV_AIA_IMSIC_MKATTR(imsic->hartid, + ISELECT_IMSIC_EIDELIVERY); + kvm_riscv_aia_access_reg(KVM_DEV_RISCV_AIA_GRP_IMSIC, attr, + imsic->eidelivery, false); + + attr =3D KVM_DEV_RISCV_AIA_IMSIC_MKATTR(imsic->hartid, + ISELECT_IMSIC_EITHRESHOLD); + kvm_riscv_aia_access_reg(KVM_DEV_RISCV_AIA_GRP_IMSIC, attr, + imsic->eithreshold, false); + } + + return 0; +} + +static int riscv_imsic_post_load(void *opaque, int version_id) +{ + RISCVIMSICState *imsic =3D opaque; + uint64_t attr; + + if (kvm_irqchip_in_kernel()) { + attr =3D KVM_DEV_RISCV_AIA_IMSIC_MKATTR(imsic->hartid, + ISELECT_IMSIC_EIDELIVERY); + kvm_riscv_aia_access_reg(KVM_DEV_RISCV_AIA_GRP_IMSIC, attr, + imsic->eidelivery, true); + + attr =3D KVM_DEV_RISCV_AIA_IMSIC_MKATTR(imsic->hartid, + ISELECT_IMSIC_EITHRESHOLD); + kvm_riscv_aia_access_reg(KVM_DEV_RISCV_AIA_GRP_IMSIC, attr, + imsic->eithreshold, true); + } + + return 0; +} + +static const VMStateDescription vmstate_riscv_imsic =3D { + .name =3D "riscv_imsic", + .version_id =3D 3, + .minimum_version_id =3D 3, + .pre_save =3D riscv_imsic_pre_save, + .post_load =3D riscv_imsic_post_load, + .fields =3D (const VMStateField[]) { + VMSTATE_VARRAY_UINT32(eidelivery, RISCVIMSICState, + num_pages, 0, + vmstate_info_uint32, uint32_t), + VMSTATE_VARRAY_UINT32(eithreshold, RISCVIMSICState, + num_pages, 0, + vmstate_info_uint32, uint32_t), + VMSTATE_END_OF_LIST() + }, + .subsections =3D (const VMStateDescription * const []) { + &vmstate_riscv_imsic_emul, + &vmstate_riscv_imsic_in_kernel, + NULL + } +}; + static void riscv_imsic_class_init(ObjectClass *klass, const void *data) { DeviceClass *dc =3D DEVICE_CLASS(klass); diff --git a/include/hw/intc/riscv_imsic.h b/include/hw/intc/riscv_imsic.h index fae999731d..af7a7ba4f1 100644 --- a/include/hw/intc/riscv_imsic.h +++ b/include/hw/intc/riscv_imsic.h @@ -54,6 +54,8 @@ struct RISCVIMSICState { uint32_t *eidelivery; uint32_t *eithreshold; uint32_t *eistate; + uint64_t eip[64]; + uint64_t eie[64]; /* config */ bool mmode; --=20 2.27.0