From nobody Sun Apr 12 05:56:28 2026 Delivered-To: importer@patchew.org Authentication-Results: mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; arc=pass (i=1 dmarc=pass fromdomain=nvidia.com); dmarc=pass(p=reject dis=none) header.from=nvidia.com ARC-Seal: i=2; a=rsa-sha256; t=1771491806; cv=pass; d=zohomail.com; s=zohoarc; b=epEHFfFXMkFbLTSFOGKWTdfdE7xFraZLwT8TPS91A5HJs9hlOohemZOg+6pGteXDz4prwGWFF3djnLIyBuLBNJs7jmmPHdF1R9Wbb46Mfed9Hve0SCw6XlavXgIu3I2Csjgbg7ffd04mXhDg6yIPyztNrC0ITO++VBNuPEc6tbI= ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=zohomail.com; s=zohoarc; t=1771491806; h=Content-Type:Content-Transfer-Encoding:Cc:Cc:Date:Date:From:From:In-Reply-To:List-Subscribe:List-Post:List-Id:List-Archive:List-Help:List-Unsubscribe:MIME-Version:Message-ID:References:Sender:Subject:Subject:To:To:Message-Id:Reply-To; bh=yBPYkvHqrCR0tAwMTnX7bJ2nFU7HCEa54A6b5Tdp/50=; b=nNAO/qPjIvkNqElUMVcpxfOn0theRR0TCUu8scaeKFU38HCq60SRc1x82E8DT6d8SniLi/+BuAsLbbvJFarK0MKchn0qWqM2AYcRrSUutxfvikCXWQkEAb9PAYIoUGgRRjkdeqe34HCpPNYIeX7EKEqoMdwTzrVfPJLaoX/mdf8= ARC-Authentication-Results: i=2; mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; arc=pass (i=1 dmarc=pass fromdomain=nvidia.com); dmarc=pass header.from= (p=reject dis=none) Return-Path: Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) by mx.zohomail.com with SMTPS id 1771491806407663.511090672118; Thu, 19 Feb 2026 01:03:26 -0800 (PST) Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1vszvE-00051O-QW; Thu, 19 Feb 2026 04:02:09 -0500 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1vszux-0004ye-W6; Thu, 19 Feb 2026 04:01:53 -0500 Received: from mail-northcentralusazlp170100001.outbound.protection.outlook.com ([2a01:111:f403:c105::1] helo=CH1PR05CU001.outbound.protection.outlook.com) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1vszuw-0002Om-9Q; Thu, 19 Feb 2026 04:01:51 -0500 Received: from SN6PR08CA0017.namprd08.prod.outlook.com (2603:10b6:805:66::30) by BN7PPFD3499E3E3.namprd12.prod.outlook.com (2603:10b6:40f:fc02::6e3) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9611.10; Thu, 19 Feb 2026 09:01:44 +0000 Received: from SA2PEPF00003F61.namprd04.prod.outlook.com (2603:10b6:805:66:cafe::76) by SN6PR08CA0017.outlook.office365.com (2603:10b6:805:66::30) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.9632.14 via Frontend Transport; Thu, 19 Feb 2026 09:01:43 +0000 Received: from mail.nvidia.com (216.228.117.161) by SA2PEPF00003F61.mail.protection.outlook.com (10.167.248.36) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9632.12 via Frontend Transport; Thu, 19 Feb 2026 09:01:43 +0000 Received: from rnnvmail201.nvidia.com (10.129.68.8) by mail.nvidia.com (10.129.200.67) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Thu, 19 Feb 2026 01:01:31 -0800 Received: from NV-2Y5XW94.nvidia.com (10.126.231.35) by rnnvmail201.nvidia.com (10.129.68.8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Thu, 19 Feb 2026 01:01:28 -0800 ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=lkAcGZvDkogaJudnopJVq7KgFoNKhVIf1aAETnzBX4Ur/V08fGwhrnifwUmD1Vpy5fgi24W70cly3VLd1dqXXNQvmg3dXMdsWVeGnP88R0A5un3g5gpZjVuyFHGQJx3ax3aYyV9egHEXShkpDreW3IMiJTOxiHqWpYRNs4aA/nsL4lkOTAkZApRq8/GAPorb7hNYUzubIP6SPGWx2mAFFj11MkFCh7ESGaCssCr6ieqYPH2kVOynMK4Pu+HxahBqrsg5xMi5osd4qLgJQllKMWkOYacWDo4IYK0R/c440fUIVZ+1osLfdhxOR7/woVlzFhs/aCxAan43QFO4L8O0OA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=yBPYkvHqrCR0tAwMTnX7bJ2nFU7HCEa54A6b5Tdp/50=; b=zPWkC7C9DOVnbAUVS9Y1dYebMvCLPv2+Xh2bMhzooTwBPmxNcIoxq5xABQirC/Z02g8jFOAI2iWeI4j8uYghtqf7oSodFOLo7hazm/I2eMGmxYq69M92HmPH2mcJCldQpT99NPDJSyAn6/TaDInWv1imdJ+CUM0BOJ8RwDNTy0ZZNrUMRtRfpxu7TY2q21/QJMwU/hl24e47JR0xywCpPE2ymWXu0yhztqSPHGnpV2cRo0ron8WOIwsJvuIbFPCgedwGIWH48P8T39n4ZjHLqBPphqi33bnVd/RjkyCB8sfqnnQApYIm2De4IEU8PGPDLHmQP5k84uSBghZj1eMQ/w== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.117.161) smtp.rcpttodomain=nongnu.org smtp.mailfrom=nvidia.com; dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=yBPYkvHqrCR0tAwMTnX7bJ2nFU7HCEa54A6b5Tdp/50=; b=boDohBsU+YnS0dvQnZKxC3GoGeWeOvaSRMJnzeRIAP1CYOiFiksnMFE7KTVxf8NyaiBCk3jP7ahwItTvisDbqP+2r73hJF2B1QCEZ5BvT7QemFwzRdgo7lz7DpvT5tTBv47k0ib0LglgBIxU9Ze8iRGfGSYZggSsX8WKKnOJKjSG/kctMNdiC0WT5kvhv3f9QCqMm326Zjj1Xv2lhdmxcJpL86J/rDkkHmetMNIALjM5PEZGVXyLl2I6HuneejQSBh8x+6N7mQZgEhscNJb2XUCz3hFsYQUvTJNBeeecrt4DyUJatpyTRFm5Q6vFgH7hvuK4A7DYXcS9fi01BpdFVQ== X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.117.161) smtp.mailfrom=nvidia.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=nvidia.com; Received-SPF: pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; envelope-from=qemu-devel-bounces+importer=patchew.org@nongnu.org; helo=lists.gnu.org; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.117.161 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.117.161; helo=mail.nvidia.com; pr=C From: Shameer Kolothum To: , CC: , , , , , , , , , , , Subject: [PATCH v7 1/5] backends/iommufd: Introduce iommufd_backend_alloc_veventq Date: Thu, 19 Feb 2026 09:00:59 +0000 Message-ID: <20260219090103.33697-2-skolothumtho@nvidia.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260219090103.33697-1-skolothumtho@nvidia.com> References: <20260219090103.33697-1-skolothumtho@nvidia.com> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-Originating-IP: [10.126.231.35] X-ClientProxiedBy: rnnvmail203.nvidia.com (10.129.68.9) To rnnvmail201.nvidia.com (10.129.68.8) X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: SA2PEPF00003F61:EE_|BN7PPFD3499E3E3:EE_ X-MS-Office365-Filtering-Correlation-Id: a41ebb9c-5217-44ee-9bd5-08de6f95810d X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; ARA:13230040|376014|1800799024|82310400026|36860700013; X-Microsoft-Antispam-Message-Info: =?us-ascii?Q?CVaqEUBKg22EqmdxqrRppo1RbaE4PCBsDjDCWuwrRTy4DF3b/4Yowi4cl/Hz?= =?us-ascii?Q?0wYUVPp1kZ0i9CXsbV1GL2nLDRMoyPuAUb/uAzGUBN4haBzEdUDfF2MiV/rW?= =?us-ascii?Q?gr9SwZ99VhZn4axUS/lekMrFZgpHpyupnTIK5QwOrvEB0VgdwlWeiu56/31t?= =?us-ascii?Q?DVgxYYZID3y6EGljZojBPPeyMTnfzkfPTd+LtSwqW0JYwctqMPylcTiI4BFi?= =?us-ascii?Q?WoGcI9DuO5gr3jF6/2IlT7kGWp4Aly0rJdXSL15rMJfy2nmTKwEbRcvkvbaW?= =?us-ascii?Q?R7UxwYo6G5xvcp3mDu5gkrvlhG6VQ2sVsA8K9NjrUAWd87cKS1RS/5gyYSMX?= =?us-ascii?Q?i6lU1i9UxcuSnEDHSTJ8IchUZtIyw+6bjprC3ZYEuJHdTNqXUr3BFtMPDytI?= =?us-ascii?Q?hb3hwCCXl8/BKN5P/B2wPOBVzuQrGjJaXghqZ8UwDHQ9pwKRXOW65YVSKjjV?= =?us-ascii?Q?3w6VEoeOMhl5LbiQ/iM5lsMNLZrR02hTVP5HeRurnZzWOWu5Uoexo+CkFCW5?= =?us-ascii?Q?fPlvX4aBIip0d/PVuBkVNw25x5sRoOHDTFCywyk0ybbNlsxfr8BIOaB89aN+?= =?us-ascii?Q?5577+jIE78C3Tb8LCy9JwIuvcDtWDEnQx04MATIdXBA1K/OEiROt0fFKhVqj?= =?us-ascii?Q?bGLb5gzMROJS2t19sKkjSrVE6OQT4txkbIZnV+z+L7MVO4KiIuW7LWQBnUo+?= =?us-ascii?Q?9XjEh0rKAU6FcvCHIchVjvFakJqegxn0sPF3SVDVuwfdktK1IoK3UMd8UbUJ?= =?us-ascii?Q?hi0QA55rBT9K+ICiAnK7adj41VR37ZLCU8Lx4QkJA5Nyk5pfn0C7FuVNLqB/?= =?us-ascii?Q?L1C3C6NG5+1vWjQZZoJIdE+Vxj3kMgGv+YenmIEs2AQ5idw5Mh0XlRRG2cB0?= =?us-ascii?Q?pi/drVtPEVxHSfzpGaslCAo51P4nenMIE+Wri/SVsmsUuKLD9CYC1uv+zZJq?= =?us-ascii?Q?wXoHMu5FKLo/pAgAwb3oNRWtYYgUhSth2OfrW7mpcNdSHvhlqRjxcBTgnH2l?= =?us-ascii?Q?4XN8pADtsET5JPsgaYthlmjWNu6kGe71pstYcnIqosPBEVkQM/D+ZTJj/kwJ?= =?us-ascii?Q?/w/E442dUhgz1wRrdJFVGVx8CmDYlR8jPnC29Lr6h9B3Rosopm8heVwgYvnG?= =?us-ascii?Q?7A3IHNuBOQpvOSEkdxeWNJp6TyMOpRPH8uUEvjK+pU2z8z3OhDOfzPffcMzp?= =?us-ascii?Q?Uq+FPuzFTPrJI1LWYKyXpNyxuk5hockXjoHm56yLV1PzKEGZfcwk2NqJbBu7?= =?us-ascii?Q?+9+tanF9NYa/3tCcCd1kh91BbksTyvAFyrKpW/OgF73OzcYc1bGfbt2G5HMk?= =?us-ascii?Q?S7oxAOaCgT/lip17DPnyZiicwiS0BtrBbKbPjaM/kGbBuP0wPUDqzFM/iQLf?= =?us-ascii?Q?6jE9S3SPqGlQknD65QdFq7qtK7h8W5S/PcCkRVdJO2bZpojV/8xtVvxcNJlO?= =?us-ascii?Q?5GQpgyyZd18jrv7kWdNjfllhrPdueTbe+lo+dFs+bvvSTcAiT3GwsWGYI9la?= =?us-ascii?Q?Ss/x5+M7/o2mIUNiNMue2W+d+mXT+fC6b53U36iJoMy9fge5KGtvTAA2wbUe?= =?us-ascii?Q?A757frV4DvYSTAhVchDlHqqvTiR+JQav24QhRI01bAsBHLwSJ5FyRpxOetE2?= =?us-ascii?Q?BKwhruhHeywOshqarwymqKGFd2x8Zvf3OxPBgICjbVgq6ZgzM10P79Z8/KhD?= =?us-ascii?Q?+gSJPQ=3D=3D?= X-Forefront-Antispam-Report: CIP:216.228.117.161; CTRY:US; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:mail.nvidia.com; PTR:dc6edge2.nvidia.com; CAT:NONE; SFS:(13230040)(376014)(1800799024)(82310400026)(36860700013); DIR:OUT; SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: gzVCjHbaswuoQEVRPgLnU6gVHM4vBb3dsfDADHi614jAiZAByrmWHwJnX3cpihnykqsLJ7I1riAS2snFnqNUrKIH4Qqml6BCC6jDNdF/+DvAmBeKiMe3o8TkJ0TSLd2V7FbXFo0SZGmyAR3F3owvZ54rk9L0tkm/3S2HXz3Ai63k8DtGzMP8XeKhPtPXOcBFCNlbZEh42E5zepKL7gurXmF9sCBKk4y0er6RFcFsZqlsysCsxAfzosbaxESSm4q90TVqr0dj9ZyglZmLTizygBUDX5UPMkba+gve04mrf3W4p/gk5qBZ7HqTeLcBdmprc9f77YIxWSeCOp53dHyPv4WjqC6rOXUJx1ZzLo18WqrrE8hpnyPIDSuox9A0ALtvdFmWZHiKSShN3HLlPs0SwxikpW+hSnb4gvuwP3iNjQ5cqr8ieSDxr1lbP9m9e+ba X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 19 Feb 2026 09:01:43.7539 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: a41ebb9c-5217-44ee-9bd5-08de6f95810d X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[216.228.117.161]; Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: SA2PEPF00003F61.namprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: BN7PPFD3499E3E3 Received-SPF: softfail client-ip=2a01:111:f403:c105::1; envelope-from=skolothumtho@nvidia.com; helo=CH1PR05CU001.outbound.protection.outlook.com X-Spam_score_int: -10 X-Spam_score: -1.1 X-Spam_bar: - X-Spam_report: (-1.1 / 5.0 requ) BAYES_00=-1.9, DKIMWL_WL_HIGH=-0.043, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, FORGED_SPF_HELO=1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_PASS=-0.001, SPF_NONE=0.001 autolearn=no autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: qemu development List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+importer=patchew.org@nongnu.org Sender: qemu-devel-bounces+importer=patchew.org@nongnu.org X-ZohoMail-DKIM: pass (identity @Nvidia.com) X-ZM-MESSAGEID: 1771491807869154100 Content-Type: text/plain; charset="utf-8" From: Nicolin Chen Add a new helper for IOMMU_VEVENTQ_ALLOC ioctl to allocate a virtual event queue (vEVENTQ) for a vIOMMU object, and define struct IOMMUFDVeventq to represent the allocated vEVENTQ. Signed-off-by: Nicolin Chen Reviewed-by: Eric Auger Reviewed-by: Nicolin Chen Tested-by: Nicolin Chen Signed-off-by: Shameer Kolothum Reviewed-by: Jonathan Cameron --- include/system/iommufd.h | 14 ++++++++++++++ backends/iommufd.c | 31 +++++++++++++++++++++++++++++++ backends/trace-events | 1 + 3 files changed, 46 insertions(+) diff --git a/include/system/iommufd.h b/include/system/iommufd.h index 80d72469a9..7062944fe6 100644 --- a/include/system/iommufd.h +++ b/include/system/iommufd.h @@ -56,6 +56,15 @@ typedef struct IOMMUFDVdev { uint32_t virt_id; /* virtual device ID */ } IOMMUFDVdev; =20 +/* Virtual event queue interface for a vIOMMU */ +typedef struct IOMMUFDVeventq { + IOMMUFDViommu *viommu; + uint32_t veventq_id; + uint32_t veventq_fd; + uint32_t last_event_seq; /* Sequence number of last processed event */ + bool event_start; /* True after first valid event; cleared on overflow= */ +} IOMMUFDVeventq; + bool iommufd_backend_connect(IOMMUFDBackend *be, Error **errp); void iommufd_backend_disconnect(IOMMUFDBackend *be); =20 @@ -86,6 +95,11 @@ bool iommufd_backend_alloc_vdev(IOMMUFDBackend *be, uint= 32_t dev_id, uint32_t viommu_id, uint64_t virt_id, uint32_t *out_vdev_id, Error **errp); =20 +bool iommufd_backend_alloc_veventq(IOMMUFDBackend *be, uint32_t viommu_id, + uint32_t type, uint32_t depth, + uint32_t *out_veventq_id, + uint32_t *out_veventq_fd, Error **errp); + bool iommufd_backend_set_dirty_tracking(IOMMUFDBackend *be, uint32_t hwpt_= id, bool start, Error **errp); bool iommufd_backend_get_dirty_bitmap(IOMMUFDBackend *be, uint32_t hwpt_id, diff --git a/backends/iommufd.c b/backends/iommufd.c index 13822df82f..acfab907c0 100644 --- a/backends/iommufd.c +++ b/backends/iommufd.c @@ -504,6 +504,37 @@ bool iommufd_backend_alloc_vdev(IOMMUFDBackend *be, ui= nt32_t dev_id, return true; } =20 +bool iommufd_backend_alloc_veventq(IOMMUFDBackend *be, uint32_t viommu_id, + uint32_t type, uint32_t depth, + uint32_t *out_veventq_id, + uint32_t *out_veventq_fd, Error **errp) +{ + int ret; + struct iommu_veventq_alloc alloc_veventq =3D { + .size =3D sizeof(alloc_veventq), + .flags =3D 0, + .type =3D type, + .veventq_depth =3D depth, + .viommu_id =3D viommu_id, + }; + + ret =3D ioctl(be->fd, IOMMU_VEVENTQ_ALLOC, &alloc_veventq); + + trace_iommufd_viommu_alloc_eventq(be->fd, viommu_id, type, + alloc_veventq.out_veventq_id, + alloc_veventq.out_veventq_fd, ret); + if (ret) { + error_setg_errno(errp, errno, "IOMMU_VEVENTQ_ALLOC failed"); + return false; + } + + g_assert(out_veventq_id); + g_assert(out_veventq_fd); + *out_veventq_id =3D alloc_veventq.out_veventq_id; + *out_veventq_fd =3D alloc_veventq.out_veventq_fd; + return true; +} + bool host_iommu_device_iommufd_attach_hwpt(HostIOMMUDeviceIOMMUFD *idev, uint32_t hwpt_id, Error **errp) { diff --git a/backends/trace-events b/backends/trace-events index 8dc64a20d3..b9365113e7 100644 --- a/backends/trace-events +++ b/backends/trace-events @@ -23,6 +23,7 @@ iommufd_backend_get_dirty_bitmap(int iommufd, uint32_t hw= pt_id, uint64_t iova, u iommufd_backend_invalidate_cache(int iommufd, uint32_t id, uint32_t data_t= ype, uint32_t entry_len, uint32_t entry_num, uint32_t done_num, uint64_t da= ta_ptr, int ret) " iommufd=3D%d id=3D%u data_type=3D%u entry_len=3D%u entry= _num=3D%u done_num=3D%u data_ptr=3D0x%"PRIx64" (%d)" iommufd_backend_alloc_viommu(int iommufd, uint32_t dev_id, uint32_t type, = uint32_t hwpt_id, uint32_t viommu_id, int ret) " iommufd=3D%d type=3D%u dev= _id=3D%u hwpt_id=3D%u viommu_id=3D%u (%d)" iommufd_backend_alloc_vdev(int iommufd, uint32_t dev_id, uint32_t viommu_i= d, uint64_t virt_id, uint32_t vdev_id, int ret) " iommufd=3D%d dev_id=3D%u = viommu_id=3D%u virt_id=3D0x%"PRIx64" vdev_id=3D%u (%d)" +iommufd_viommu_alloc_eventq(int iommufd, uint32_t viommu_id, uint32_t type= , uint32_t veventq_id, uint32_t veventq_fd, int ret) " iommufd=3D%d viommu_= id=3D%u type=3D%u veventq_id=3D%u veventq_fd=3D%u (%d)" =20 # igvm-cfg.c igvm_reset_enter(int type) "type=3D%u" --=20 2.43.0