From nobody Mon Feb 9 09:33:46 2026 Delivered-To: importer@patchew.org Authentication-Results: mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; arc=pass (i=1 dmarc=pass fromdomain=nvidia.com); dmarc=pass(p=reject dis=none) header.from=nvidia.com ARC-Seal: i=2; a=rsa-sha256; t=1768161768; cv=pass; d=zohomail.com; s=zohoarc; b=RyLbtNuf/IwEKM2421jmlU0bhkVfzMukqDzaD/AKCMgE1OvvoSAR7btKWHQqvWMwf5Xia4P/9ZV6yNCfAegB6AyW9Aw+1T+jpU3rpN3ASMfquCfYh/ibKItDnMlk4KDpj1Pdpo+2A0TAYi3YG8g3swxorOXDmf2NjenYwTKn3UQ= ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=zohomail.com; s=zohoarc; t=1768161768; h=Content-Type:Content-Transfer-Encoding:Cc:Cc:Date:Date:From:From:In-Reply-To:List-Subscribe:List-Post:List-Id:List-Archive:List-Help:List-Unsubscribe:MIME-Version:Message-ID:References:Sender:Subject:Subject:To:To:Message-Id:Reply-To; bh=TQUosplpbaLUXCnzRuORKkrwFfJS1NEIffdJREPVAOY=; b=iLBFaLJdmKHkLBhnKpml0IOADeRZMxE+ONky622WvydNamo+IX2E6ibxIqmow6B+h02pN06/0INwX/qLhSnEOFR/9AbUOUw4XWlb1dLuqBj4G/PfjvgNbSIMky4OjHj+khtj6QosBj4bQRRqru8xUWmfpTOFblJAaJUA4aYEuxw= ARC-Authentication-Results: i=2; mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; arc=pass (i=1 dmarc=pass fromdomain=nvidia.com); dmarc=pass header.from= (p=reject dis=none) Return-Path: Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) by mx.zohomail.com with SMTPS id 1768161768946307.97855190034454; Sun, 11 Jan 2026 12:02:48 -0800 (PST) Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1vf1Zd-0001xp-EP; Sun, 11 Jan 2026 14:58:05 -0500 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1vf1ZQ-0001aY-Qc; Sun, 11 Jan 2026 14:57:54 -0500 Received: from mail-centralusazlp170100005.outbound.protection.outlook.com ([2a01:111:f403:c111::5] helo=DM1PR04CU001.outbound.protection.outlook.com) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1vf1ZP-000465-4n; Sun, 11 Jan 2026 14:57:52 -0500 Received: from SA0PR11CA0016.namprd11.prod.outlook.com (2603:10b6:806:d3::21) by PH7PR12MB6636.namprd12.prod.outlook.com (2603:10b6:510:212::13) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9456.14; Sun, 11 Jan 2026 19:57:45 +0000 Received: from SN1PEPF0002BA4B.namprd03.prod.outlook.com (2603:10b6:806:d3:cafe::e6) by SA0PR11CA0016.outlook.office365.com (2603:10b6:806:d3::21) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.9499.7 via Frontend Transport; Sun, 11 Jan 2026 19:57:41 +0000 Received: from mail.nvidia.com (216.228.117.161) by SN1PEPF0002BA4B.mail.protection.outlook.com (10.167.242.68) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9520.1 via Frontend Transport; Sun, 11 Jan 2026 19:57:44 +0000 Received: from rnnvmail201.nvidia.com (10.129.68.8) by mail.nvidia.com (10.129.200.67) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Sun, 11 Jan 2026 11:57:42 -0800 Received: from NV-2Y5XW94.nvidia.com (10.126.231.35) by rnnvmail201.nvidia.com (10.129.68.8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Sun, 11 Jan 2026 11:57:37 -0800 ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=VQfTZnos9nYSWIm+y9C3HPB4sKvNcIYNoYEhZTCguJeux0SVkcYZZ59nQh9DHrPcTVDB/Df7Z6zUfcI8q7orTxG9FjmIZJp9sTVDm2KMG4DOmTSUS7ppx4TfPQxmjq/GygQXYoKh3XeUOVeZ3kU8HB0TI+lvz5wH/pS3aeoSdHONuY0q7coC+oqn7Ll53DEIaYVtWSk9zmZTLk1ngeDFuOJK+UvCp4fr+NgCUDaTwSwWLHXnv8RsHZDJ+7bgjteyKkZ49uquDCDG6Ogkoc4kc2wRzgJoiuKCq66iFh/pwnVRr8tqhL+Wu9gCyliP1dCntIMrRHqDSQSCRp7UScGafQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=TQUosplpbaLUXCnzRuORKkrwFfJS1NEIffdJREPVAOY=; b=BiI3cMxWEySOvfF4pihENNQ8Fh+WqYubPPuWmm0DJvIH6NBU260g+O7Kong01C2KHpNA8Tug4D5835kWwIfty+BvP2Y4ij4haxcLrjtBwjDTZQR30rV3MoCPTVfXcR91fvoSrI1UybtkLf7PbSU7QEBMRdARsmfZ6AYqtUAzdtRP0X7Htlspmf0Elnh32mQunAxrUtZ8QTYgFMrqW9a9OcOyBsgF12BYb0Cq7LnsOwMeV9ihGr6opz8UjCZALZA5Io2RjZ9dI3BoWuVcJoWAVqWjg7kqv0lPeLDcKw4DZ/fjl7L9NXRQwdb7RovVhryEserWsBZh0fRyEvn2tT0bUQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.117.161) smtp.rcpttodomain=nongnu.org smtp.mailfrom=nvidia.com; dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=TQUosplpbaLUXCnzRuORKkrwFfJS1NEIffdJREPVAOY=; b=VxF65Ln2G3asxrH4x13Hn8FjW2UnotrHi6FI7KOIKqX2/2kEaUmynzpEdqcnrdAlajb2YvbYq+ALoDUxLLT761t3V3bywERaP6Kx1xUJRLEnZb3uLoW1gj/hf69Z3CGp75aa2P7T/W8ETcRV/K45dL4c82sL/kuzFlVv64939GEKIg8B+JqeqM4C7812LU2h1iwMk8qP8g4uTtLZ5tR6BwMG414Szyzwy2txzGKHzrUghxEHgFetg6mVSquA6u6rx+9lJlFKKyBWB+/05WEeQF3n2XBsqa0X8/fKmi3XUa14jQOmDtpJ371fgLT2VRr+9gZj5WVIaA5PM1aN2XRPWw== X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.117.161) smtp.mailfrom=nvidia.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=nvidia.com; Received-SPF: pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; envelope-from=qemu-devel-bounces+importer=patchew.org@nongnu.org; helo=lists.gnu.org; Received-SPF: pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; envelope-from=qemu-devel-bounces+importer=patchew.org@nongnu.org; helo=lists.gnu.org; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.117.161 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.117.161; helo=mail.nvidia.com; pr=C From: Shameer Kolothum To: , CC: , , , , , , , , , , , , , , , , , Subject: [PATCH v7 22/36] hw/arm/virt: Set PCI preserve_config for accel SMMUv3 Date: Sun, 11 Jan 2026 19:53:08 +0000 Message-ID: <20260111195508.106943-23-skolothumtho@nvidia.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260111195508.106943-1-skolothumtho@nvidia.com> References: <20260111195508.106943-1-skolothumtho@nvidia.com> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-Originating-IP: [10.126.231.35] X-ClientProxiedBy: rnnvmail202.nvidia.com (10.129.68.7) To rnnvmail201.nvidia.com (10.129.68.8) X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: SN1PEPF0002BA4B:EE_|PH7PR12MB6636:EE_ X-MS-Office365-Filtering-Correlation-Id: d2edb57c-6bd2-44de-e910-08de514baff2 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; ARA:13230040|376014|36860700013|82310400026|1800799024|30052699003|7416014; X-Microsoft-Antispam-Message-Info: =?us-ascii?Q?1McuWAZYIaOIxqDz4L1AHK5Ni32JTjGEuleMJxrGfxjUndIOtPde3jv1bGei?= =?us-ascii?Q?RVMOrYI4d8M0YXH88hNDI5KwfE2xEgIj2GN46RPUOv9UpWkui9czjYBXi7+G?= =?us-ascii?Q?GEnEmXyKIrL2ZsF22JYOqz1JDXRZX/ekEQNH45+4f1hMK/s/rgZ/L/W2Wx9i?= =?us-ascii?Q?VMQWTRvF1HBVTVAZe5kUC/0uSy/YcmPsk/RCtRkGODQVAgeYeZMt0V48hD9N?= =?us-ascii?Q?1R2g3tcL9svn+lUktTPFIUfEeSIRbzdo4mU86T/9J7gxG29KWJ2tmWvOiEvQ?= =?us-ascii?Q?YL3a820aN4Z7kik5EHkjqrTNmsdRv9Yrb5XDdKwHZim+YVTz8tUffMKIpaGk?= =?us-ascii?Q?4zwavFM5f4B6C2iUBnjSE+iv/QHmJ3WuLRMTbTPYDpcuhRZPdgBvUMOcNu3s?= =?us-ascii?Q?2FAbB6qiDz7B05MVXdSpEzPBLvKwncBMThE6HYbYPF8arKMjSeWbunPtgocX?= =?us-ascii?Q?Zbu+rGJpfPvf6OY9pTxWcbO+OxjDxLrotS3gruTFm7z5qPvjxlgjROL+VbXO?= =?us-ascii?Q?BF5vZ5Gx/vPdcXWEmQBK5NDKAZeDUcsqT18MWvy7tBs1OKYrSBNVM4wALngh?= =?us-ascii?Q?Q4i4gHnF0J1bagJZmhP1PJNxUMmOv0A2XeykO56yLclRr+GYQvwC2dY3LNbr?= =?us-ascii?Q?6XAY47HHOoGVYkjtev8D9qCyJ209fdjfPWtdFvFwECtMDm8x5tMEttmSchBm?= =?us-ascii?Q?66Lh5h+5HfQ2n4R34mpno+9vpnkwecWQLfQxVPg7RxsB+KTCfwL2YAR5Q2je?= =?us-ascii?Q?5H8deAH+L44upzXGqTTU8/N3lnz7bv+k+5CgQYj2SfLT/FrL2iyVyFspLG7L?= =?us-ascii?Q?iOoB57T8fqyQHRerFpTavMgWJpBdvFtiLrh7c3FLGfcbcZ8699gmiT3nlYdA?= =?us-ascii?Q?C1KCQE0+dnZy0yhxDp4HB076exHKJN9h/3KVQ1XHpsR+4vzU4ssto03kE+j8?= =?us-ascii?Q?su7jtBT1mvfMBou0btslSKRy7vEEaXu74Rhhi/d9zduSdm1Kvt/DzeMrsXvb?= =?us-ascii?Q?yXZicFPit+zYf6hRORhQuGo2EczpA4p5Q97FI5Dw0iEN6zFsEBz9039LsY38?= =?us-ascii?Q?4Ysf5wCFs8VMOD9heJntXgDtFrigrqOaTsfuj+aNKwFsCF/qkzUNJ+eVRT22?= =?us-ascii?Q?Oq7Mm+8Hc1SH/5YB+L/DRk1AsEC2uY6/D03iuka101oP1FXzhTLUVMESRrkG?= =?us-ascii?Q?KvWqg4boHAYJxPXp0pEGaPB8DAlLS5MX90gKX9mebTbncWXZ66vokjmZr6ri?= =?us-ascii?Q?7CGGAFFEPrnrioe2zXifQTgAG37SY+2eBvWQpsbw8CIE2KEAu1t60+zhUGOW?= =?us-ascii?Q?q0mhWzQmODgelRwa8lDHjvfJ26Gxo72YYc269PXhnzeq61fX4gCADR9hkwlE?= =?us-ascii?Q?sYGhMZqz01Rlr7zVhigMGeQrhcKAH3BK9ZKwxMonrfM5fBidJjVcbCaYGSDF?= =?us-ascii?Q?16OhwRMuoUWb0Rp8ueshSn1bWnI1RTxkFkZTS9fpnqiDKCddYa4eDMvNXuA1?= =?us-ascii?Q?qE1X0ZPKqOzJQtTljLucG+4HU5kjSaIu4vxAWn4x5c+RoFoMpNgok8AH6mN0?= =?us-ascii?Q?WM2LHPRrErQIlisxW2o=3D?= X-Forefront-Antispam-Report: CIP:216.228.117.161; CTRY:US; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:mail.nvidia.com; PTR:dc6edge2.nvidia.com; CAT:NONE; SFS:(13230040)(376014)(36860700013)(82310400026)(1800799024)(30052699003)(7416014); DIR:OUT; SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 11 Jan 2026 19:57:44.7917 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: d2edb57c-6bd2-44de-e910-08de514baff2 X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[216.228.117.161]; Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: SN1PEPF0002BA4B.namprd03.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: PH7PR12MB6636 Received-SPF: permerror client-ip=2a01:111:f403:c111::5; envelope-from=skolothumtho@nvidia.com; helo=DM1PR04CU001.outbound.protection.outlook.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIMWL_WL_HIGH=-0.001, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, FORGED_SPF_HELO=0.001, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_PASS=-0.001, SPF_NONE=0.001 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: qemu development List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+importer=patchew.org@nongnu.org Sender: qemu-devel-bounces+importer=patchew.org@nongnu.org X-ZohoMail-DKIM: pass (identity @Nvidia.com) X-ZM-MESSAGEID: 1768161769501158500 Content-Type: text/plain; charset="utf-8" Introduce a new pci_preserve_config field in virt machine state which allows the generation of DSM #5. This field is only set if accel SMMU is instantiated. In a subsequent patch, SMMUv3 accel mode will make use of IORT RMR nodes to enable nested translation of MSI doorbell addresses. IORT RMR requires _DSM #5 to be set for the PCI host bridge so that the Guest kernel preserves the PCI boot configuration. Reviewed-by: Jonathan Cameron Tested-by: Zhangfei Gao Reviewed-by: Eric Auger Signed-off-by: Shameer Kolothum --- hw/arm/virt-acpi-build.c | 8 ++++++++ hw/arm/virt.c | 1 + include/hw/arm/virt.h | 1 + 3 files changed, 10 insertions(+) diff --git a/hw/arm/virt-acpi-build.c b/hw/arm/virt-acpi-build.c index 03b4342574..9032a5df1c 100644 --- a/hw/arm/virt-acpi-build.c +++ b/hw/arm/virt-acpi-build.c @@ -164,6 +164,14 @@ static void acpi_dsdt_add_pci(Aml *scope, const MemMap= Entry *memmap, .pci_native_hotplug =3D !acpi_pcihp, }; =20 + /* + * Accel SMMU requires RMRs for MSI 1-1 mapping, which require _DSM + * function 5 (_DSM for Preserving PCI Boot Configurations). + */ + if (vms->pci_preserve_config) { + cfg.preserve_config =3D true; + } + if (vms->highmem_mmio) { cfg.mmio64 =3D memmap[VIRT_HIGH_PCIE_MMIO]; } diff --git a/hw/arm/virt.c b/hw/arm/virt.c index 08feadf0a8..d0321cea2d 100644 --- a/hw/arm/virt.c +++ b/hw/arm/virt.c @@ -3071,6 +3071,7 @@ static void virt_machine_device_pre_plug_cb(HotplugHa= ndler *hotplug_dev, } object_property_set_uint(OBJECT(dev), "msi-gpa", db_start, &error_abort); + vms->pci_preserve_config =3D true; } } } diff --git a/include/hw/arm/virt.h b/include/hw/arm/virt.h index 8694aaa4e2..2147c6beb4 100644 --- a/include/hw/arm/virt.h +++ b/include/hw/arm/virt.h @@ -180,6 +180,7 @@ struct VirtMachineState { bool ns_el2_virt_timer_irq; CXLState cxl_devices_state; bool legacy_smmuv3_present; + bool pci_preserve_config; }; =20 #define VIRT_ECAM_ID(high) (high ? VIRT_HIGH_PCIE_ECAM : VIRT_PCIE_ECAM) --=20 2.43.0