From nobody Tue Feb 10 15:45:43 2026 Delivered-To: importer@patchew.org Authentication-Results: mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=pass(p=none dis=none) header.from=linaro.org ARC-Seal: i=1; a=rsa-sha256; t=1766594914; cv=none; d=zohomail.com; s=zohoarc; b=CsGLQSiFeYUAXyma5uatcTPTo7rTE+FKbQIeD3Ju4CbqOsUbuIbif5+8rP9816C0m704puF1BEVof1jfb+hRNvpFpEXnkOonHAbqkD1V2qgw1Lhrb9maIruAFZygET5GmyTX4drS4ZumgPXcdHepHA4eGZ+pTG9TKIRfRlKvl+A= ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=zohomail.com; s=zohoarc; t=1766594914; h=Content-Type:Content-Transfer-Encoding:Cc:Cc:Date:Date:From:From:In-Reply-To:List-Subscribe:List-Post:List-Id:List-Archive:List-Help:List-Unsubscribe:MIME-Version:Message-ID:References:Sender:Subject:Subject:To:To:Message-Id:Reply-To; bh=/dcg3oeddGZtLd/Pa4JyU1J2IQwVBv0oO2TN0mhsL+w=; b=Vlg5Ig6OGoPAYB/YXtBwn4gl2Bhx9B7WccYbOXn3j+tjURwexF0KT+7mU8BlqdYavOBATw+2cMebNOuKajXyip0ZvO6Uz9wsamEYxUrDCUKb5NhH8WEf1PO8UiqpDEoUmEsA5X2fYUcForI/Q85G3HbqGKAvitmH5Jix3DdR8D4= ARC-Authentication-Results: i=1; mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=pass header.from= (p=none dis=none) Return-Path: Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) by mx.zohomail.com with SMTPS id 176659491452178.12662531480373; Wed, 24 Dec 2025 08:48:34 -0800 (PST) Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1vYRlI-00043g-FX; Wed, 24 Dec 2025 11:30:57 -0500 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1vYRl8-0003xS-O9 for qemu-devel@nongnu.org; Wed, 24 Dec 2025 11:30:51 -0500 Received: from mail-ed1-x544.google.com ([2a00:1450:4864:20::544]) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1vYRl5-0004ql-NH for qemu-devel@nongnu.org; Wed, 24 Dec 2025 11:30:46 -0500 Received: by mail-ed1-x544.google.com with SMTP id 4fb4d7f45d1cf-64b8b5410a1so6841422a12.2 for ; Wed, 24 Dec 2025 08:30:43 -0800 (PST) Received: from localhost.localdomain (188.171.88.92.rev.sfr.net. [92.88.171.188]) by smtp.gmail.com with ESMTPSA id 4fb4d7f45d1cf-64b90f53b21sm17199220a12.5.2025.12.24.08.30.27 (version=TLS1_3 cipher=TLS_CHACHA20_POLY1305_SHA256 bits=256/256); Wed, 24 Dec 2025 08:30:41 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1766593842; x=1767198642; darn=nongnu.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=/dcg3oeddGZtLd/Pa4JyU1J2IQwVBv0oO2TN0mhsL+w=; b=LsN3Eu3hsq4beKdv8iXq88LIEPaRQlNjZiYX7S21Seno/NYpB8x/tabNJvPoRCUrx4 gu9oVo2UIyiKMex9xdaQSRWCPeRKVIeFnkCA9Wcp4HHiynPmEcLBJVt8PCLVtBsWcrZ0 a4Cqi1HNSx1ZzLRpLSCTblukGnYaO4UJYqg5A0jGukXR6XXXCQqYRZcZ1lP8snAY67Vx llilq8Zp5E+Andbu/JfG+KxHnUpamBmBVqB6mTbUiTES9kgA8ibx4OphTTpRwUguoQSQ lmG9BjK+3FIO8yaGJi7iSYC4klP7CmdkG6acuxFLDhNEUKFOhjI9ee4KqLXS6J6pUq0k QpMg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1766593842; x=1767198642; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=/dcg3oeddGZtLd/Pa4JyU1J2IQwVBv0oO2TN0mhsL+w=; b=nIlCWDQuY/wsVXAE3B7+iqjuulbuRZJHKlu60f3jRcAVVwxCUO3btA7FjVV0qfyLir i6+i0gxId7JJDWECAY3lmyEmaNKqdgy1FQyWRcRcTnjagMl4IW64LYUnwGsXS0q3g+uL zQMwPgOjiysXkvfAlkoaa23BgYXKS6IFu8zESxT/M0sW0YXhBZshVlTj0VZpI6tTM9KJ y6cAee4l313f7Ysnra8bJLmu68xFdb89r1Jg8HWilnw9Ak+idTTNht85PXRpyvmpf3sR qP7HJgKml19dJCTdMVwWKeCCjzqqudahgu3kAlHr4cpKATppZ4zOHhVObd8Wj4jcgzdq LJjQ== X-Gm-Message-State: AOJu0YxUTzgpC2STNIDkZKUiYaYPOoyAnZFubo5eHIO2/n98VwrBombX ZVYkCCEBsBJi7QT63FYe2Gff6hTEMISJQmLMdwOkpc4imEhUoNqh9j4SBDw9VxvUs3MI2OD0v8K beJnDbDU= X-Gm-Gg: AY/fxX74MxDecFlJgEA7oeQd6QvQijJlIkYFmBWQ8UROZOhSauBG3LoaK6TRmMXKvQx 8biRK2lmZFN/P6+CBOwv9HhM8Cte/Ap38btlw2l59gCKmGL1yI83AdTfZB7UGPS7/9gpjfN+8wI QIr4kyZF4ewxYk6HuXHiKYJcRUAc1FDugkUCIIygDIcMwt25G/acQk2fTBb/ZtzPdjQRGk5xE/d xawaLXvonu7N2hTusx18CcpilxwjM8jIHOp3HReDAuN+fjHYNSPgrRkgoN/Cp2C5MyfAhhOdIY8 Oy2W2vsmRY+fqgZ4DNgKz16PPiSw237mpjzlvwnjgddo4lyLuzJgo+EGtF/Xi5Y90umMEYe4o3D dGwqEFjOFFJc5DPXCq7u++l5sUYBpUCgKewD5DmkaGypvC76s23lOosYdq6s3fQZKTL0QqCRHj5 QT0RULXEaQD3l/bvHRo7CxOnZzQvqgZRDLAw0a5smgTMIk8MuNsmoG5Uo= X-Google-Smtp-Source: AGHT+IF5Z+5zsMP1McwJKc3SA3TX3fCb3+IrafpZ8CKXdDXnqjZmXvX+5IAovt1iSFYXOx5F64zxrw== X-Received: by 2002:a05:6402:2815:b0:649:a63f:bea9 with SMTP id 4fb4d7f45d1cf-64b8ec9d8b1mr17808182a12.16.1766593841753; Wed, 24 Dec 2025 08:30:41 -0800 (PST) From: =?UTF-8?q?Philippe=20Mathieu-Daud=C3=A9?= To: qemu-devel@nongnu.org Cc: Anton Johansson , Bastian Koppelmann , Manos Pitsidianakis , Pierrick Bouvier , =?UTF-8?q?Philippe=20Mathieu-Daud=C3=A9?= , Richard Henderson Subject: [PATCH 1/3] target/tricore: Use little-endian variant of cpu_ld/st_data*() Date: Wed, 24 Dec 2025 17:30:03 +0100 Message-ID: <20251224163005.91137-2-philmd@linaro.org> X-Mailer: git-send-email 2.52.0 In-Reply-To: <20251224163005.91137-1-philmd@linaro.org> References: <20251224163005.91137-1-philmd@linaro.org> MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Received-SPF: pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; envelope-from=qemu-devel-bounces+importer=patchew.org@nongnu.org; helo=lists.gnu.org; Received-SPF: pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; envelope-from=qemu-devel-bounces+importer=patchew.org@nongnu.org; helo=lists.gnu.org; Received-SPF: pass client-ip=2a00:1450:4864:20::544; envelope-from=philmd@linaro.org; helo=mail-ed1-x544.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+importer=patchew.org@nongnu.org Sender: qemu-devel-bounces+importer=patchew.org@nongnu.org X-ZohoMail-DKIM: pass (identity @linaro.org) X-ZM-MESSAGEID: 1766594916155158500 We only build the TriCore target using little endianness order, therefore the cpu_ld/st_data*() definitions expand to the little endian declarations. Use the explicit little-endian variants. Mechanical change running: $ tgt=3Dtricore; \ end=3Dle; \ for op in data mmuidx_ra; do \ for ac in uw sw l q; do \ sed -i -e "s/cpu_ld${ac}_${op}/cpu_ld${ac}_${end}_${op}/" \ $(git grep -l cpu_ target/${tgt}/); \ done; for ac in w l q; do \ sed -i -e "s/cpu_st${ac}_${op}/cpu_st${ac}_${end}_${op}/" \ $(git grep -l cpu_ target/${tgt}/); \ done; done Then adapting spaces style manually to pass checkpatch.pl. Signed-off-by: Philippe Mathieu-Daud=C3=A9 Reviewed-by: Richard Henderson Reviewed-by: Manos Pitsidianakis --- target/tricore/op_helper.c | 152 ++++++++++++++++++------------------- 1 file changed, 76 insertions(+), 76 deletions(-) diff --git a/target/tricore/op_helper.c b/target/tricore/op_helper.c index 2c8281a67e0..3cff5000c73 100644 --- a/target/tricore/op_helper.c +++ b/target/tricore/op_helper.c @@ -2451,84 +2451,84 @@ static bool cdc_zero(uint32_t *psw) =20 static void save_context_upper(CPUTriCoreState *env, uint32_t ea) { - cpu_stl_data(env, ea, env->PCXI); - cpu_stl_data(env, ea+4, psw_read(env)); - cpu_stl_data(env, ea+8, env->gpr_a[10]); - cpu_stl_data(env, ea+12, env->gpr_a[11]); - cpu_stl_data(env, ea+16, env->gpr_d[8]); - cpu_stl_data(env, ea+20, env->gpr_d[9]); - cpu_stl_data(env, ea+24, env->gpr_d[10]); - cpu_stl_data(env, ea+28, env->gpr_d[11]); - cpu_stl_data(env, ea+32, env->gpr_a[12]); - cpu_stl_data(env, ea+36, env->gpr_a[13]); - cpu_stl_data(env, ea+40, env->gpr_a[14]); - cpu_stl_data(env, ea+44, env->gpr_a[15]); - cpu_stl_data(env, ea+48, env->gpr_d[12]); - cpu_stl_data(env, ea+52, env->gpr_d[13]); - cpu_stl_data(env, ea+56, env->gpr_d[14]); - cpu_stl_data(env, ea+60, env->gpr_d[15]); + cpu_stl_le_data(env, ea, env->PCXI); + cpu_stl_le_data(env, ea + 4, psw_read(env)); + cpu_stl_le_data(env, ea + 8, env->gpr_a[10]); + cpu_stl_le_data(env, ea + 12, env->gpr_a[11]); + cpu_stl_le_data(env, ea + 16, env->gpr_d[8]); + cpu_stl_le_data(env, ea + 20, env->gpr_d[9]); + cpu_stl_le_data(env, ea + 24, env->gpr_d[10]); + cpu_stl_le_data(env, ea + 28, env->gpr_d[11]); + cpu_stl_le_data(env, ea + 32, env->gpr_a[12]); + cpu_stl_le_data(env, ea + 36, env->gpr_a[13]); + cpu_stl_le_data(env, ea + 40, env->gpr_a[14]); + cpu_stl_le_data(env, ea + 44, env->gpr_a[15]); + cpu_stl_le_data(env, ea + 48, env->gpr_d[12]); + cpu_stl_le_data(env, ea + 52, env->gpr_d[13]); + cpu_stl_le_data(env, ea + 56, env->gpr_d[14]); + cpu_stl_le_data(env, ea + 60, env->gpr_d[15]); } =20 static void save_context_lower(CPUTriCoreState *env, uint32_t ea) { - cpu_stl_data(env, ea, env->PCXI); - cpu_stl_data(env, ea+4, env->gpr_a[11]); - cpu_stl_data(env, ea+8, env->gpr_a[2]); - cpu_stl_data(env, ea+12, env->gpr_a[3]); - cpu_stl_data(env, ea+16, env->gpr_d[0]); - cpu_stl_data(env, ea+20, env->gpr_d[1]); - cpu_stl_data(env, ea+24, env->gpr_d[2]); - cpu_stl_data(env, ea+28, env->gpr_d[3]); - cpu_stl_data(env, ea+32, env->gpr_a[4]); - cpu_stl_data(env, ea+36, env->gpr_a[5]); - cpu_stl_data(env, ea+40, env->gpr_a[6]); - cpu_stl_data(env, ea+44, env->gpr_a[7]); - cpu_stl_data(env, ea+48, env->gpr_d[4]); - cpu_stl_data(env, ea+52, env->gpr_d[5]); - cpu_stl_data(env, ea+56, env->gpr_d[6]); - cpu_stl_data(env, ea+60, env->gpr_d[7]); + cpu_stl_le_data(env, ea, env->PCXI); + cpu_stl_le_data(env, ea + 4, env->gpr_a[11]); + cpu_stl_le_data(env, ea + 8, env->gpr_a[2]); + cpu_stl_le_data(env, ea + 12, env->gpr_a[3]); + cpu_stl_le_data(env, ea + 16, env->gpr_d[0]); + cpu_stl_le_data(env, ea + 20, env->gpr_d[1]); + cpu_stl_le_data(env, ea + 24, env->gpr_d[2]); + cpu_stl_le_data(env, ea + 28, env->gpr_d[3]); + cpu_stl_le_data(env, ea + 32, env->gpr_a[4]); + cpu_stl_le_data(env, ea + 36, env->gpr_a[5]); + cpu_stl_le_data(env, ea + 40, env->gpr_a[6]); + cpu_stl_le_data(env, ea + 44, env->gpr_a[7]); + cpu_stl_le_data(env, ea + 48, env->gpr_d[4]); + cpu_stl_le_data(env, ea + 52, env->gpr_d[5]); + cpu_stl_le_data(env, ea + 56, env->gpr_d[6]); + cpu_stl_le_data(env, ea + 60, env->gpr_d[7]); } =20 static void restore_context_upper(CPUTriCoreState *env, uint32_t ea, uint32_t *new_PCXI, uint32_t *new_PSW) { - *new_PCXI =3D cpu_ldl_data(env, ea); - *new_PSW =3D cpu_ldl_data(env, ea+4); - env->gpr_a[10] =3D cpu_ldl_data(env, ea+8); - env->gpr_a[11] =3D cpu_ldl_data(env, ea+12); - env->gpr_d[8] =3D cpu_ldl_data(env, ea+16); - env->gpr_d[9] =3D cpu_ldl_data(env, ea+20); - env->gpr_d[10] =3D cpu_ldl_data(env, ea+24); - env->gpr_d[11] =3D cpu_ldl_data(env, ea+28); - env->gpr_a[12] =3D cpu_ldl_data(env, ea+32); - env->gpr_a[13] =3D cpu_ldl_data(env, ea+36); - env->gpr_a[14] =3D cpu_ldl_data(env, ea+40); - env->gpr_a[15] =3D cpu_ldl_data(env, ea+44); - env->gpr_d[12] =3D cpu_ldl_data(env, ea+48); - env->gpr_d[13] =3D cpu_ldl_data(env, ea+52); - env->gpr_d[14] =3D cpu_ldl_data(env, ea+56); - env->gpr_d[15] =3D cpu_ldl_data(env, ea+60); + *new_PCXI =3D cpu_ldl_le_data(env, ea); + *new_PSW =3D cpu_ldl_le_data(env, ea + 4); + env->gpr_a[10] =3D cpu_ldl_le_data(env, ea + 8); + env->gpr_a[11] =3D cpu_ldl_le_data(env, ea + 12); + env->gpr_d[8] =3D cpu_ldl_le_data(env, ea + 16); + env->gpr_d[9] =3D cpu_ldl_le_data(env, ea + 20); + env->gpr_d[10] =3D cpu_ldl_le_data(env, ea + 24); + env->gpr_d[11] =3D cpu_ldl_le_data(env, ea + 28); + env->gpr_a[12] =3D cpu_ldl_le_data(env, ea + 32); + env->gpr_a[13] =3D cpu_ldl_le_data(env, ea + 36); + env->gpr_a[14] =3D cpu_ldl_le_data(env, ea + 40); + env->gpr_a[15] =3D cpu_ldl_le_data(env, ea + 44); + env->gpr_d[12] =3D cpu_ldl_le_data(env, ea + 48); + env->gpr_d[13] =3D cpu_ldl_le_data(env, ea + 52); + env->gpr_d[14] =3D cpu_ldl_le_data(env, ea + 56); + env->gpr_d[15] =3D cpu_ldl_le_data(env, ea + 60); } =20 static void restore_context_lower(CPUTriCoreState *env, uint32_t ea, uint32_t *ra, uint32_t *pcxi) { - *pcxi =3D cpu_ldl_data(env, ea); - *ra =3D cpu_ldl_data(env, ea+4); - env->gpr_a[2] =3D cpu_ldl_data(env, ea+8); - env->gpr_a[3] =3D cpu_ldl_data(env, ea+12); - env->gpr_d[0] =3D cpu_ldl_data(env, ea+16); - env->gpr_d[1] =3D cpu_ldl_data(env, ea+20); - env->gpr_d[2] =3D cpu_ldl_data(env, ea+24); - env->gpr_d[3] =3D cpu_ldl_data(env, ea+28); - env->gpr_a[4] =3D cpu_ldl_data(env, ea+32); - env->gpr_a[5] =3D cpu_ldl_data(env, ea+36); - env->gpr_a[6] =3D cpu_ldl_data(env, ea+40); - env->gpr_a[7] =3D cpu_ldl_data(env, ea+44); - env->gpr_d[4] =3D cpu_ldl_data(env, ea+48); - env->gpr_d[5] =3D cpu_ldl_data(env, ea+52); - env->gpr_d[6] =3D cpu_ldl_data(env, ea+56); - env->gpr_d[7] =3D cpu_ldl_data(env, ea+60); + *pcxi =3D cpu_ldl_le_data(env, ea); + *ra =3D cpu_ldl_le_data(env, ea + 4); + env->gpr_a[2] =3D cpu_ldl_le_data(env, ea + 8); + env->gpr_a[3] =3D cpu_ldl_le_data(env, ea + 12); + env->gpr_d[0] =3D cpu_ldl_le_data(env, ea + 16); + env->gpr_d[1] =3D cpu_ldl_le_data(env, ea + 20); + env->gpr_d[2] =3D cpu_ldl_le_data(env, ea + 24); + env->gpr_d[3] =3D cpu_ldl_le_data(env, ea + 28); + env->gpr_a[4] =3D cpu_ldl_le_data(env, ea + 32); + env->gpr_a[5] =3D cpu_ldl_le_data(env, ea + 36); + env->gpr_a[6] =3D cpu_ldl_le_data(env, ea + 40); + env->gpr_a[7] =3D cpu_ldl_le_data(env, ea + 44); + env->gpr_d[4] =3D cpu_ldl_le_data(env, ea + 48); + env->gpr_d[5] =3D cpu_ldl_le_data(env, ea + 52); + env->gpr_d[6] =3D cpu_ldl_le_data(env, ea + 56); + env->gpr_d[7] =3D cpu_ldl_le_data(env, ea + 60); } =20 void helper_call(CPUTriCoreState *env, uint32_t next_pc) @@ -2566,7 +2566,7 @@ void helper_call(CPUTriCoreState *env, uint32_t next_= pc) ea =3D ((env->FCX & MASK_FCX_FCXS) << 12) + ((env->FCX & MASK_FCX_FCXO) << 6); /* new_FCX =3D M(EA, word); */ - new_FCX =3D cpu_ldl_data(env, ea); + new_FCX =3D cpu_ldl_le_data(env, ea); /* M(EA, 16 * word) =3D {PCXI, PSW, A[10], A[11], D[8], D[9], D[10], D= [11], A[12], A[13], A[14], A[15], D[12], D[13], D[14], D[15]}; */ @@ -2632,7 +2632,7 @@ void helper_ret(CPUTriCoreState *env) A[13], A[14], A[15], D[12], D[13], D[14], D[15]} =3D M(EA, 16 * wo= rd); */ restore_context_upper(env, ea, &new_PCXI, &new_PSW); /* M(EA, word) =3D FCX; */ - cpu_stl_data(env, ea, env->FCX); + cpu_stl_le_data(env, ea, env->FCX); /* FCX[19: 0] =3D PCXI[19: 0]; */ env->FCX =3D (env->FCX & 0xfff00000) + (env->PCXI & 0x000fffff); /* PCXI =3D new_PCXI; */ @@ -2662,7 +2662,7 @@ void helper_bisr(CPUTriCoreState *env, uint32_t const= 9) ea =3D ((env->FCX & 0xf0000) << 12) + ((env->FCX & 0xffff) << 6); =20 /* new_FCX =3D M(EA, word); */ - new_FCX =3D cpu_ldl_data(env, ea); + new_FCX =3D cpu_ldl_le_data(env, ea); /* M(EA, 16 * word) =3D {PCXI, A[11], A[2], A[3], D[0], D[1], D[2], D[= 3], A[4] , A[5], A[6], A[7], D[4], D[5], D[6], D[7]}; */ save_context_lower(env, ea); @@ -2726,7 +2726,7 @@ void helper_rfe(CPUTriCoreState *env) A[13], A[14], A[15], D[12], D[13], D[14], D[15]} =3D M(EA, 16 * word= ); */ restore_context_upper(env, ea, &new_PCXI, &new_PSW); /* M(EA, word) =3D FCX;*/ - cpu_stl_data(env, ea, env->FCX); + cpu_stl_le_data(env, ea, env->FCX); /* FCX[19: 0] =3D PCXI[19: 0]; */ env->FCX =3D (env->FCX & 0xfff00000) + (env->PCXI & 0x000fffff); /* PCXI =3D new_PCXI; */ @@ -2744,10 +2744,10 @@ void helper_rfm(CPUTriCoreState *env) icr_set_ccpn(env, pcxi_get_pcpn(env)); =20 /* {PCXI, PSW, A[10], A[11]} =3D M(DCX, 4 * word); */ - env->PCXI =3D cpu_ldl_data(env, env->DCX); - psw_write(env, cpu_ldl_data(env, env->DCX+4)); - env->gpr_a[10] =3D cpu_ldl_data(env, env->DCX+8); - env->gpr_a[11] =3D cpu_ldl_data(env, env->DCX+12); + env->PCXI =3D cpu_ldl_le_data(env, env->DCX); + psw_write(env, cpu_ldl_le_data(env, env->DCX + 4)); + env->gpr_a[10] =3D cpu_ldl_le_data(env, env->DCX + 8); + env->gpr_a[11] =3D cpu_ldl_le_data(env, env->DCX + 12); =20 if (tricore_has_feature(env, TRICORE_FEATURE_131)) { env->DBGTCR =3D 0; @@ -2794,7 +2794,7 @@ void helper_svlcx(CPUTriCoreState *env) ea =3D ((env->FCX & MASK_FCX_FCXS) << 12) + ((env->FCX & MASK_FCX_FCXO) << 6); /* new_FCX =3D M(EA, word); */ - new_FCX =3D cpu_ldl_data(env, ea); + new_FCX =3D cpu_ldl_le_data(env, ea); /* M(EA, 16 * word) =3D {PCXI, PSW, A[10], A[11], D[8], D[9], D[10], D= [11], A[12], A[13], A[14], A[15], D[12], D[13], D[14], D[15]}; */ @@ -2837,7 +2837,7 @@ void helper_svucx(CPUTriCoreState *env) ea =3D ((env->FCX & MASK_FCX_FCXS) << 12) + ((env->FCX & MASK_FCX_FCXO) << 6); /* new_FCX =3D M(EA, word); */ - new_FCX =3D cpu_ldl_data(env, ea); + new_FCX =3D cpu_ldl_le_data(env, ea); /* M(EA, 16 * word) =3D {PCXI, PSW, A[10], A[11], D[8], D[9], D[10], D= [11], A[12], A[13], A[14], A[15], D[12], D[13], D[14], D[15]}; */ @@ -2887,9 +2887,9 @@ void helper_rslcx(CPUTriCoreState *env) A[13], A[14], A[15], D[12], D[13], D[14], D[15]} =3D M(EA, 16 * wo= rd); */ restore_context_lower(env, ea, &env->gpr_a[11], &new_PCXI); /* M(EA, word) =3D FCX; */ - cpu_stl_data(env, ea, env->FCX); + cpu_stl_le_data(env, ea, env->FCX); /* M(EA, word) =3D FCX; */ - cpu_stl_data(env, ea, env->FCX); + cpu_stl_le_data(env, ea, env->FCX); /* FCX[19: 0] =3D PCXI[19: 0]; */ env->FCX =3D (env->FCX & 0xfff00000) + (env->PCXI & 0x000fffff); /* PCXI =3D new_PCXI; */ --=20 2.52.0