From nobody Mon Feb 9 04:37:47 2026 Delivered-To: importer@patchew.org Authentication-Results: mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; arc=pass (i=1 dmarc=pass fromdomain=nvidia.com); dmarc=pass(p=reject dis=none) header.from=nvidia.com ARC-Seal: i=2; a=rsa-sha256; t=1764840272; cv=pass; d=zohomail.com; s=zohoarc; b=KO1TiGtYwyruBbk705wPHffmN3foA+tukoI93QV8YbBVUHrkvVwGvL0JdEBr6TGE4zuKUF0mWmcdYK5tHlpWWtPs2Pad5fmuP8L5A3UNrmz7x1DGcvZgzaVuQSBplL6U1ZvdX83DbGFqDQ1LC15d06O9xDTBTLVw4hAgPU3aCwM= ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=zohomail.com; s=zohoarc; t=1764840272; h=Content-Type:Content-Transfer-Encoding:Cc:Cc:Date:Date:From:From:In-Reply-To:List-Subscribe:List-Post:List-Id:List-Archive:List-Help:List-Unsubscribe:MIME-Version:Message-ID:References:Sender:Subject:Subject:To:To:Message-Id:Reply-To; bh=cDozgO4x87UxpmIB7MdNgnZ2KSV6EujA8EA1wL7cZFQ=; b=eBQj0x/23Mz4zJW41qh9bdRtSVYPAD4IHr8KDWco7IkaxEVpyKPTZCtinxmrSnJEZSYzwowHn2b6Ph7J7QJYbwla1Jxj6WMU/FpCR4D9wrUPhcGOTl3iu51+ab0AmbULp8+1FnYnqapECfHG6AWI0KQR9HOrnF3NgAxuF9C5Bc8= ARC-Authentication-Results: i=2; mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; arc=pass (i=1 dmarc=pass fromdomain=nvidia.com); dmarc=pass header.from= (p=reject dis=none) Return-Path: Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) by mx.zohomail.com with SMTPS id 1764840272094985.1973158841828; Thu, 4 Dec 2025 01:24:32 -0800 (PST) Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1vR5ZY-00039I-3N; Thu, 04 Dec 2025 04:24:24 -0500 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1vR5ZW-00036K-FZ; Thu, 04 Dec 2025 04:24:22 -0500 Received: from mail-northcentralusazlp170100001.outbound.protection.outlook.com ([2a01:111:f403:c105::1] helo=CH1PR05CU001.outbound.protection.outlook.com) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1vR5ZU-0004m4-N8; Thu, 04 Dec 2025 04:24:22 -0500 Received: from BN9PR03CA0848.namprd03.prod.outlook.com (2603:10b6:408:13d::13) by MW6PR12MB8733.namprd12.prod.outlook.com (2603:10b6:303:24c::8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9388.9; Thu, 4 Dec 2025 09:24:14 +0000 Received: from BN1PEPF00004684.namprd03.prod.outlook.com (2603:10b6:408:13d:cafe::d5) by BN9PR03CA0848.outlook.office365.com (2603:10b6:408:13d::13) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.9366.17 via Frontend Transport; Thu, 4 Dec 2025 09:24:14 +0000 Received: from mail.nvidia.com (216.228.117.160) by BN1PEPF00004684.mail.protection.outlook.com (10.167.243.90) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9388.8 via Frontend Transport; Thu, 4 Dec 2025 09:24:13 +0000 Received: from rnnvmail201.nvidia.com (10.129.68.8) by mail.nvidia.com (10.129.200.66) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Thu, 4 Dec 2025 01:23:22 -0800 Received: from NV-2Y5XW94.nvidia.com (10.126.230.35) by rnnvmail201.nvidia.com (10.129.68.8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Thu, 4 Dec 2025 01:23:18 -0800 ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=xURlW0sKBwPk0YPAyeGn1fNbjI9rcU8hyaES0qW/gT/w+OPjDB125g6tHKVyVIaVLcu5BTTd1vnvqQSrRCZPjhc1s9uur0Ruv45nKwDjJ0/bRGOW/oG7zZXKVPsoiUST0iy8iIDAzB7bzGpomd05dtJb8Pbc8PPaI0qPd9e7U0Z+77ZbjDJ6ZgX6N8QzWrq1GnxC8DtzEWgF8/OQAL6qj1kZEGsOuFjmW92O9RFSwxbUylIe7sq/hVDNw5auhvDWqK7W+Vcb0X1t7WncsdN055bxsX/2Olp69izWpg7qoHK60pXgB0qT3RL83/jpHl+mVdintR6C86fNLcSx6E/rmg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=cDozgO4x87UxpmIB7MdNgnZ2KSV6EujA8EA1wL7cZFQ=; b=d5jxl2/nHTIvIZakJV+ObPfHa0pj2+jMg1eBa2UJcPrJkKqte1UKO35jAyp58WyAq7Y9V1wH4ep8ZnKUvRaMI9OhkGGBH+6uI5n+JfFxNhQ80XX80/DLMp7pY8S3yTbsSZn7It5xCAM+sHcuYDkzvweRtqb9fMTAZuvA5raVBwEJ9oM8R79C0Mw5PNYXuzIQKapwRvRN63z2wJPuPU5HP42PhuSEexOocmYEoe1YdnZ9ZB4MBxqYOeWEaz9cJG023vn4bsCwaCNqFnIUuX2sZVpMEaoyj9d0UopG71W4gvU8eGppKP/QZFJa8tlNqoZCzzEHOMHg5Sju3mCW7zPRlA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.117.160) smtp.rcpttodomain=nongnu.org smtp.mailfrom=nvidia.com; dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=cDozgO4x87UxpmIB7MdNgnZ2KSV6EujA8EA1wL7cZFQ=; b=iqZ8KE4oOm8yMJLmyZ7Y9j+tJ5nsQa+HnkfBbh/vuyGSVqxq2dR+F2vWSaBBAWB6XBM6jqYDpGvSYGDimyjMgqPDPT1l+tx/V7DaIgtIea5fR2u4k0CxSlsec9s1BSvmmbmLgVfDiaQZZMUdJXWVKJI57c1JyuXnhz4TemnpZVDBeJ7WenAYTeDsFBDNeQkGdCLYCRJNYsstFtzAwTpfkPiiVp4IrT1GqXL9MfCEUqH7Smg7Xag49lke+4CJJtGhaiM2IE7bii2fpnsxARWc5jyl+qhdYO/pEb4FqhTkW9ePrJM/3KYb14TgG9HSFQGR6ylo6NNZ9Xcul4zbZnaIUQ== X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.117.160) smtp.mailfrom=nvidia.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=nvidia.com; Received-SPF: pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; envelope-from=qemu-devel-bounces+importer=patchew.org@nongnu.org; helo=lists.gnu.org; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.117.160 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.117.160; helo=mail.nvidia.com; pr=C From: Shameer Kolothum To: , CC: , , , , , , , , , Subject: [PATCH v2 1/4] backends/iommufd: Introduce iommufd_backend_alloc_veventq Date: Thu, 4 Dec 2025 09:22:38 +0000 Message-ID: <20251204092245.5157-2-skolothumtho@nvidia.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20251204092245.5157-1-skolothumtho@nvidia.com> References: <20251204092245.5157-1-skolothumtho@nvidia.com> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-Originating-IP: [10.126.230.35] X-ClientProxiedBy: rnnvmail203.nvidia.com (10.129.68.9) To rnnvmail201.nvidia.com (10.129.68.8) X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: BN1PEPF00004684:EE_|MW6PR12MB8733:EE_ X-MS-Office365-Filtering-Correlation-Id: a0bf7a97-f2a8-46fd-d562-08de3316e42a X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; ARA:13230040|82310400026|376014|36860700013|1800799024; X-Microsoft-Antispam-Message-Info: =?us-ascii?Q?yMBnYJSi5iuWGOcI/HrjFcS6/2bKK60vEAwPCYsTN3o2YE6CIZIv8dqYsS/R?= =?us-ascii?Q?i59bom213zxln8LO7KPu4agOVqUBdOgGPEk/mRjiQ7FL0UmYZfd7xj3Z3j0z?= =?us-ascii?Q?gDU5OYx0sRsHk9NhhLSaJgn9ts5fvd+KW00MqS51j6yRa7CBNwPmPrw07IR3?= =?us-ascii?Q?ZCH7hisvnjdmdGs67umsvKAYNFkC9YZn4rU7kAUIDaAcILzy8QemU6QHztPJ?= =?us-ascii?Q?buQXMPmvrD8G0eMhTdV3qWOpphzJzqtyi7Apg5cp7hHDuIvgx24uNYfhXGWf?= =?us-ascii?Q?Cz3UKfc/DrzVul210EoxotpqWOxkOiG092ySQ5A/DyuK8nBfroAeyGqwUDcB?= =?us-ascii?Q?+mn9k/JmdUIAU11Jtn69/B4IC58DrKi9zl3/IdzboC9QpuL/KVb5l5ZIBkTz?= =?us-ascii?Q?ec1ddnBZU9EN/eqAOAn7gfpi/SmEfG7Vw7YrHmI0SShf9W5VokNwetd1HtGc?= =?us-ascii?Q?FBO3zE7uFeyX22wg/Uf5vXrI1v8FTipBIzP0U+lQOrrMsoJ/Okl0GcqbjXJt?= =?us-ascii?Q?KhnmvDnH9PiF9y4AWORfoyAhLRe/4+lQpgsQaeLVxSuk1CrUUmKZ7w9tM+4g?= =?us-ascii?Q?RbDHJbpcUDecmU3dBJ6b/APEHFYAuep+niVeYOFTz9qO0JfZ8oPR5ciRdoJ+?= =?us-ascii?Q?/dPoH3nShvUYJq7JW8zi4eWEBCJmfntPqGr29JScUnGgCRr47yXoEYNV/OEW?= =?us-ascii?Q?hNeQIEm5pSiKO4azLv30fVd9bgCqNs8TRcU7llS1bDWoWQpzLeL6aMYoJsry?= =?us-ascii?Q?aW7lbH/KfgukZ2MC8hXa+rKm+tgff3kLkit+XuF/O6g4F3X1hdhM4E2GmkyD?= =?us-ascii?Q?gou4uV/MwgnVSUkMamDJov6+JcDM/9/SNz0VlV4+c8Y4n4TQlEDFa1PxquAz?= =?us-ascii?Q?Wap5k9Cv9mjNcDR2ZZsCs9gSOcZJodtwQqI4HRvc+gXfuGTiNXnTAF/Q9FMT?= =?us-ascii?Q?GOrKbHBbc3V7ShU2tQayr4zqHtrX6zdwGooqc9/whxV47a+qD8ZvnkhaV/we?= =?us-ascii?Q?pz+DMZ4tJal/kH3FwfIKDdl6GctyCtzcUBW8vcfqFBs9IailasZfNpl/eBoD?= =?us-ascii?Q?4dAu3itnVLD+VQN1/rIhHWJbTFPD3pWrQLKodQt3PB3MzTUawrAxVpv5WY0p?= =?us-ascii?Q?NXH+19a/o5QzBIseGZsMjLlenq0D+hfAIyWcRIQ+97bVOyEQRsGUX4oGlBmP?= =?us-ascii?Q?mOA7X3SCMcLmGKSpidXLuPtFa29HBh0KTc0CIBBmFnjuqGc1WiEGJRucrl8U?= =?us-ascii?Q?DlmggBU6xV4eX6rORHd5Ta8D9Lyekygv1sCp1ybrQWh6UMTg4dToXmMbUPVX?= =?us-ascii?Q?BsDtre+KOQZXCAp61+kaOi0Zf+Vh2ScxsmnfCjVGNLrtanG3u+S0cgiqA4rZ?= =?us-ascii?Q?GlDnsX2FF9cIQrU4Pb9zOOFeC6+k/qv9W8rEH+9u694pmusn5m9PEfHl0448?= =?us-ascii?Q?/i48uos9POxHMJMkUhOaTOfD6QbbEKj/RdiaDWp/r55qzM5hhZVtJeEXkZvm?= =?us-ascii?Q?AH/ByLt3yX7qTZ7QJZaZuBd819JVxQWksjr1OYtz1irHoXSH6ZUeK0NT/oFQ?= =?us-ascii?Q?Ug5XUQBD32VcwmdYgEg=3D?= X-Forefront-Antispam-Report: CIP:216.228.117.160; CTRY:US; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:mail.nvidia.com; PTR:dc6edge1.nvidia.com; CAT:NONE; SFS:(13230040)(82310400026)(376014)(36860700013)(1800799024); DIR:OUT; SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 04 Dec 2025 09:24:13.2917 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: a0bf7a97-f2a8-46fd-d562-08de3316e42a X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[216.228.117.160]; Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: BN1PEPF00004684.namprd03.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: MW6PR12MB8733 Received-SPF: permerror client-ip=2a01:111:f403:c105::1; envelope-from=skolothumtho@nvidia.com; helo=CH1PR05CU001.outbound.protection.outlook.com X-Spam_score_int: -10 X-Spam_score: -1.1 X-Spam_bar: - X-Spam_report: (-1.1 / 5.0 requ) BAYES_00=-1.9, DKIMWL_WL_HIGH=-0.001, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, FORGED_SPF_HELO=1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_PASS=-0.001, SPF_NONE=0.001 autolearn=no autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+importer=patchew.org@nongnu.org Sender: qemu-devel-bounces+importer=patchew.org@nongnu.org X-ZohoMail-DKIM: pass (identity @Nvidia.com) X-ZM-MESSAGEID: 1764840273044019200 Content-Type: text/plain; charset="utf-8" From: Nicolin Chen Add a new helper for IOMMU_VEVENTQ_ALLOC ioctl to allocate a virtual event queue (vEVENTQ) for a vIOMMU object. Signed-off-by: Nicolin Chen Signed-off-by: Shameer Kolothum Tested-by: Nicolin Chen --- backends/iommufd.c | 31 +++++++++++++++++++++++++++++++ backends/trace-events | 1 + include/system/iommufd.h | 12 ++++++++++++ 3 files changed, 44 insertions(+) diff --git a/backends/iommufd.c b/backends/iommufd.c index 718d63f5cf..633aecd525 100644 --- a/backends/iommufd.c +++ b/backends/iommufd.c @@ -503,6 +503,37 @@ bool iommufd_backend_alloc_vdev(IOMMUFDBackend *be, ui= nt32_t dev_id, return true; } =20 +bool iommufd_backend_alloc_veventq(IOMMUFDBackend *be, uint32_t viommu_id, + uint32_t type, uint32_t depth, + uint32_t *out_veventq_id, + uint32_t *out_veventq_fd, Error **errp) +{ + int ret; + struct iommu_veventq_alloc alloc_veventq =3D { + .size =3D sizeof(alloc_veventq), + .flags =3D 0, + .type =3D type, + .veventq_depth =3D depth, + .viommu_id =3D viommu_id, + }; + + ret =3D ioctl(be->fd, IOMMU_VEVENTQ_ALLOC, &alloc_veventq); + + trace_iommufd_viommu_alloc_eventq(be->fd, viommu_id, type, + alloc_veventq.out_veventq_id, + alloc_veventq.out_veventq_fd, ret); + if (ret) { + error_setg_errno(errp, errno, "IOMMU_VEVENTQ_ALLOC failed"); + return false; + } + + g_assert(out_veventq_id); + g_assert(out_veventq_fd); + *out_veventq_id =3D alloc_veventq.out_veventq_id; + *out_veventq_fd =3D alloc_veventq.out_veventq_fd; + return true; +} + bool host_iommu_device_iommufd_attach_hwpt(HostIOMMUDeviceIOMMUFD *idev, uint32_t hwpt_id, Error **errp) { diff --git a/backends/trace-events b/backends/trace-events index 8408dc8701..5afa7a40be 100644 --- a/backends/trace-events +++ b/backends/trace-events @@ -23,3 +23,4 @@ iommufd_backend_get_dirty_bitmap(int iommufd, uint32_t hw= pt_id, uint64_t iova, u iommufd_backend_invalidate_cache(int iommufd, uint32_t id, uint32_t data_t= ype, uint32_t entry_len, uint32_t entry_num, uint32_t done_num, uint64_t da= ta_ptr, int ret) " iommufd=3D%d id=3D%u data_type=3D%u entry_len=3D%u entry= _num=3D%u done_num=3D%u data_ptr=3D0x%"PRIx64" (%d)" iommufd_backend_alloc_viommu(int iommufd, uint32_t dev_id, uint32_t type, = uint32_t hwpt_id, uint32_t viommu_id, int ret) " iommufd=3D%d type=3D%u dev= _id=3D%u hwpt_id=3D%u viommu_id=3D%u (%d)" iommufd_backend_alloc_vdev(int iommufd, uint32_t dev_id, uint32_t viommu_i= d, uint64_t virt_id, uint32_t vdev_id, int ret) " iommufd=3D%d dev_id=3D%u = viommu_id=3D%u virt_id=3D0x%"PRIx64" vdev_id=3D%u (%d)" +iommufd_viommu_alloc_eventq(int iommufd, uint32_t viommu_id, uint32_t type= , uint32_t veventq_id, uint32_t veventq_fd, int ret) " iommufd=3D%d viommu_= id=3D%u type=3D%u veventq_id=3D%u veventq_fd=3D%u (%d)" diff --git a/include/system/iommufd.h b/include/system/iommufd.h index aa78bf1e1d..9770ff1484 100644 --- a/include/system/iommufd.h +++ b/include/system/iommufd.h @@ -56,6 +56,13 @@ typedef struct IOMMUFDVdev { uint32_t virt_id; /* virtual device ID */ } IOMMUFDVdev; =20 +/* Virtual event queue interface for a vIOMMU */ +typedef struct IOMMUFDVeventq { + IOMMUFDViommu *viommu; + uint32_t veventq_id; + uint32_t veventq_fd; +} IOMMUFDVeventq; + bool iommufd_backend_connect(IOMMUFDBackend *be, Error **errp); void iommufd_backend_disconnect(IOMMUFDBackend *be); =20 @@ -86,6 +93,11 @@ bool iommufd_backend_alloc_vdev(IOMMUFDBackend *be, uint= 32_t dev_id, uint32_t viommu_id, uint64_t virt_id, uint32_t *out_vdev_id, Error **errp); =20 +bool iommufd_backend_alloc_veventq(IOMMUFDBackend *be, uint32_t viommu_id, + uint32_t type, uint32_t depth, + uint32_t *out_veventq_id, + uint32_t *out_veventq_fd, Error **errp); + bool iommufd_backend_set_dirty_tracking(IOMMUFDBackend *be, uint32_t hwpt_= id, bool start, Error **errp); bool iommufd_backend_get_dirty_bitmap(IOMMUFDBackend *be, uint32_t hwpt_id, --=20 2.43.0 From nobody Mon Feb 9 04:37:47 2026 Delivered-To: importer@patchew.org Authentication-Results: mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; arc=pass (i=1 dmarc=pass fromdomain=nvidia.com); dmarc=pass(p=reject dis=none) header.from=nvidia.com ARC-Seal: i=2; a=rsa-sha256; t=1764840300; cv=pass; d=zohomail.com; s=zohoarc; b=esU2W1D4ssBpqk7rIw08Ujb+xHB8uCLyqTrOCT3dHlacAA7vFCinDDrZGflozLiNPvya5otidk0p+hRyT/c0qgSAZCjcaMlUyKOfsMRnFbj0nPJf7Vkrw1ga92qXuLkVqQTkrEOUdiIlgDd2OtdCmKqR+/Tvi2rRngy1OK8/uWM= ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=zohomail.com; s=zohoarc; t=1764840300; h=Content-Type:Content-Transfer-Encoding:Cc:Cc:Date:Date:From:From:In-Reply-To:List-Subscribe:List-Post:List-Id:List-Archive:List-Help:List-Unsubscribe:MIME-Version:Message-ID:References:Sender:Subject:Subject:To:To:Message-Id:Reply-To; bh=F8feV5kXDMCnUmeRNWrHEQgm5xQKPjRKxFhE8vQhGeE=; b=V4ZIyniOofoFJgByjgJfam4TaM2g+LDbZKHA3LR73/cf/JhhWtRk5Oyr12Phn1qYiGeUaRMLuOQhdeXn8zFKMvmagQgCV5I9z9azaS0pgF3H3worNFnb1HnOz3I8C7hQp+fLtrRMBn/KXX4R3VMQFLEFV/JaVEb7MJw2MsquECw= ARC-Authentication-Results: i=2; mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; arc=pass (i=1 dmarc=pass fromdomain=nvidia.com); dmarc=pass header.from= (p=reject dis=none) Return-Path: Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) by mx.zohomail.com with SMTPS id 17648403007311009.0545462586224; Thu, 4 Dec 2025 01:25:00 -0800 (PST) Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1vR5Zf-0003Lq-5k; Thu, 04 Dec 2025 04:24:31 -0500 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1vR5Zd-0003Ii-Iw; Thu, 04 Dec 2025 04:24:29 -0500 Received: from mail-westcentralusazlp170100005.outbound.protection.outlook.com ([2a01:111:f403:c112::5] helo=CY7PR03CU001.outbound.protection.outlook.com) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1vR5Zb-0004nE-TS; Thu, 04 Dec 2025 04:24:29 -0500 Received: from BN9PR03CA0519.namprd03.prod.outlook.com (2603:10b6:408:131::14) by BN7PPFED9549B84.namprd12.prod.outlook.com (2603:10b6:40f:fc02::6e7) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9388.9; Thu, 4 Dec 2025 09:24:18 +0000 Received: from BN1PEPF0000467F.namprd03.prod.outlook.com (2603:10b6:408:131:cafe::27) by BN9PR03CA0519.outlook.office365.com (2603:10b6:408:131::14) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.9388.11 via Frontend Transport; Thu, 4 Dec 2025 09:24:18 +0000 Received: from mail.nvidia.com (216.228.117.160) by BN1PEPF0000467F.mail.protection.outlook.com (10.167.243.84) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9388.8 via Frontend Transport; Thu, 4 Dec 2025 09:24:17 +0000 Received: from rnnvmail201.nvidia.com (10.129.68.8) by mail.nvidia.com (10.129.200.66) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Thu, 4 Dec 2025 01:23:26 -0800 Received: from NV-2Y5XW94.nvidia.com (10.126.230.35) by rnnvmail201.nvidia.com (10.129.68.8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Thu, 4 Dec 2025 01:23:23 -0800 ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=e1/5EXBS+yA7l0qb90GgMQV0lE9ZQ+vo0I3T83N0qVAN2iFsz1esRBfJKodNzsCksX00p9mLGH24EIJvMPxMSQnpV7fGvzwXeNOj2FY/A6M5BwJNsxfxEgm7NXqIWvQvum1Ewj8bqnEFXk1dggbMVNYntFlhS9VaF5eIaG4PsKjrXLaKgIc0RdkPxb37hQW9RG6EVp8Q4efDqrBaPzbzbwpo3nWnsMzTX5sUzlJ5wdbBbxUJuukFfE16ARKNvEDZ6yyc0doNdrMaNypr2NXCmfeKkhdLclAExhaoj2H2ofgYkXQv05QNSea5A5ifIJFm5sZEIInMQKwdOkaELHsp2A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=F8feV5kXDMCnUmeRNWrHEQgm5xQKPjRKxFhE8vQhGeE=; b=HCP+CcsLNP1CEs98Uiuc77S3PDWb7/xDQDXOHKiyjW1h7LS1L774kfE6PWCGIBo6nB/mYwOimeakwo/UBUH6JAGFpirgjf6LRpoY6JyJr9wbUqZBF7pUb5mnJiEM730zRUrRsvt60XmsirQr9JJjNBmvuYkbICRVUxi7uAy3ftoLo/V25yB10Ng1+5LPnuTn4YiNmwAE8ijKzFbLstrFyGoyDbDiknc9yhAhtrCrwWduXZy3/oYFJMEaqWDBM/9lE1OEuf4qLm4dTZMOIKbiTNySJQ5N8DXLag/9sh/FMAE/8kQqxDouVXn/QOZrM/VYi25l6bAhkvCyRT7qgHrH4A== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.117.160) smtp.rcpttodomain=nongnu.org smtp.mailfrom=nvidia.com; dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=F8feV5kXDMCnUmeRNWrHEQgm5xQKPjRKxFhE8vQhGeE=; b=fHwsewxWc/eShZspdON+YIVc4rHk1yU3GH3PaXD4splngM5BF2rvcuPhLqnUD9UMSiV0XzSJ4w/S8Tpu1OVek6JmEhhCdTRxSOstal0HE8v25LBcFXhrqphq+o8jYvqoknr9ANxSJfa9VfmhI9wwecb40toMcI6BdTjIvaj1khL7QMRz+s5caCKqeHPfXEar7v1vMSZUYlhwo0LXWWsK7HvFhrv7LVcOxGnYl3vIOeBR3TufB2avNd0216UIistQhU2tRwNZjSJzV24rfZua1hjzlTZXngycD4/oYLybNmWrQhJutTRpIS1edFFX0rF86BDvTeZuTOWs1t81AiVe9A== X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.117.160) smtp.mailfrom=nvidia.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=nvidia.com; Received-SPF: pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; envelope-from=qemu-devel-bounces+importer=patchew.org@nongnu.org; helo=lists.gnu.org; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.117.160 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.117.160; helo=mail.nvidia.com; pr=C From: Shameer Kolothum To: , CC: , , , , , , , , , Subject: [PATCH v2 2/4] hw/arm/smmuv3-accel: Allocate vEVENTQ for accelerated SMMUv3 devices Date: Thu, 4 Dec 2025 09:22:39 +0000 Message-ID: <20251204092245.5157-3-skolothumtho@nvidia.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20251204092245.5157-1-skolothumtho@nvidia.com> References: <20251204092245.5157-1-skolothumtho@nvidia.com> MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable X-Originating-IP: [10.126.230.35] X-ClientProxiedBy: rnnvmail203.nvidia.com (10.129.68.9) To rnnvmail201.nvidia.com (10.129.68.8) X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: BN1PEPF0000467F:EE_|BN7PPFED9549B84:EE_ X-MS-Office365-Filtering-Correlation-Id: 34f96404-9d4b-47c0-dc0d-08de3316e62b X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; ARA:13230040|36860700013|376014|1800799024|82310400026; X-Microsoft-Antispam-Message-Info: =?utf-8?B?THBuWUduVkcySU5zVXBHWFNKWmEzRUQ5RDd6ekE3emhkaG9lTzdYTXhTQ2dP?= =?utf-8?B?a3dFS0NiVmkzc3BrS2I5MTZ2SEFYdUpUUW1QMklFMzVoVGNWVHZNM0QxNUpV?= =?utf-8?B?T1ZNWDRxWFpqOXBGUWxaTkR6Wi9pS2Rybm9SNWlFTzFYSXN4d2syVTh1WVhl?= =?utf-8?B?ZGlRckdiWGpWSDk4RjdlTUNXcE5GUDdtZnNjWWJnM1JHbGlWdzNGRFhQV1Jn?= =?utf-8?B?QTh5djA2QVRiWVIvZlR5SkIrdTUrcG92cHZGajROdE81TkJnTEZQdERKV1RZ?= =?utf-8?B?Y0lUTXBTZjAyZUE1S0VPc3JaN29yWjRVVkRCR2srRHZrNUExZlhGS3lHOWdD?= =?utf-8?B?dzZsRUs2clpSWU5HY3QyVjRLWkFoRS9tQjFIODB4cWc0WkRsVUxCZkZma2di?= =?utf-8?B?YTVvTU5mc2x6WWMzdUw4cXlyVVlPS2F6NjZ1MyswZkloZE0zK0c0TE9ZM05Z?= =?utf-8?B?SEhpNDBCM2xPWVhadk15SU44bGNXSW1yWnFEN2pYQWEwUXVLYXlkMGNNLysr?= =?utf-8?B?OVovQm84QVhQRGlYRG9XMmU2T25KSlBTTHFGQVhJN1lhQjVXcHJ0WTQvWGFs?= =?utf-8?B?ZjVOZHVFeDVuQmxvUTczWE9EVmhPS21rMU9VblNzOU9weFhZOHVWT1dTM1ZM?= =?utf-8?B?Y1NzTlV2cjhqajlES3FpTHNzWlRqSlltYVVvK1JqeWsrdmlCT3ZVOHVYVTlE?= =?utf-8?B?WHJOS3NOUDkybXdEbXVNZERlWmgzUnBpZnRjTWZQSStMYVh5QzIweWtsWUFj?= =?utf-8?B?RjlsNnB5MjYyTUVwM1FqTzVqNXVrNjVUQnlpQVVPSVBoZVEwNVNJcXo3ZE1I?= =?utf-8?B?cFcvTmZ5bTdRUjhvMnAvdFRmU2RJVVB4WUF5ZStwVmRSbm1MMkhuZzM1WEJC?= =?utf-8?B?RWV1UmdEempQRk9Ma0RHeFNRdUJhTmxRNkp0SVl1djdNSEhhbEcyMDlPMFNT?= =?utf-8?B?cVpGNHZ3Y3JhUDVWdzd4eFk0djByVkVuSTFQbmR6ZW9BSHE5dDBCTkR0Q3lI?= =?utf-8?B?QTNKKy96ZnAzeExET09KaitpRGk2ZHpJSVdTMGtqK1JTQUFscmF4b3hLWG5o?= =?utf-8?B?cnRXQWhlZzNLWkplUm1KL2YyS0pqdTFKSENESmdQYjZPSENad2xOUXJrNGVi?= =?utf-8?B?ZWYxVExiSjZBZmI4Slc0L2tNUTYwaExoQ1JkOUludFJQTG13OExnU1ZrTHdt?= =?utf-8?B?UVZ0aFh0ekdPS01kZnZ5N3NnamxLc3QzN0xvYkxSaDNCUTZJY1hMQlpKc0VV?= =?utf-8?B?MXRzRVJXbXNzdGdlVndWM0FpZVZwK2NIb3RTZXRmRTI0clBrd2RtcG5UWFhF?= =?utf-8?B?Sk1QaWRzRWExVkV1OFI0ZVFUMkprUE9LNVQ5UW1uc0JyNTFlKzZSZ2VxQVdv?= =?utf-8?B?SGd0R3F6cjhmNkFyZ0NFUFFFWndsT2lkSm4wNnJXQk5peVBDOHBuVDloeG50?= =?utf-8?B?bHF0U2JkVThPaUJrSmdqRWludFNTZjVTNHNmWkZDbEJ5ZzY1Y2krRUs1Ujdt?= =?utf-8?B?amZaL2hNbEVJTzlyREh1VElBY2RqRG1leFJMSGcraFl4MFlPWEZTMVZzMUlr?= =?utf-8?B?WTJOQ0VRdlVnUUNGZlBzRC9PcnE0TlhjUlNLdktFT1lCZGJ1OHdwUkIrSGd3?= =?utf-8?B?bDk2eWtXT2xBTkdHM2hqUllUNklKSFl1dXQvT0NYTG1OOTZseTVvd2MraU4w?= =?utf-8?B?allLNmdHN3B1ZkFwcFg3RGIxaXhzU2JXR1NDY1FzRUNsYmgvZ0V3SldlcWtO?= =?utf-8?B?bWRhdGVJYW1DRDM3bGF0cjh0WVBEK21rVGRvTEhIejNJOTVjbFErU25vaURO?= =?utf-8?B?OERaRGxqOStnRXdtcEpkWWFnekJibFoyRk5oM0lzSFFuOXFuL1BxMnUvVGdn?= =?utf-8?B?Q0tMVlJjQmV6ajBXUThkRi9OcDBHMnNYTmx6RjlIV0RzdDdQWDZHOUk2R3da?= =?utf-8?B?RVg5T2ZUc2RtSERPMmxRck52bURod2RVTTBaOXd4MWprMTdnUjhZQ294Rzhi?= =?utf-8?B?VWU2bHpqL21SRVpoYnhVekplbWw0SllIVXV0WEQzMElidk1sbnUxVkR1WEt1?= =?utf-8?B?YmlOeEREVERDWW04bHJzZE55NC8vbHNpV0xhMjluSU9mRmQ0bjNHU2VtbDFC?= =?utf-8?Q?jukg=3D?= X-Forefront-Antispam-Report: CIP:216.228.117.160; CTRY:US; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:mail.nvidia.com; PTR:dc6edge1.nvidia.com; CAT:NONE; SFS:(13230040)(36860700013)(376014)(1800799024)(82310400026); DIR:OUT; SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 04 Dec 2025 09:24:17.3638 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 34f96404-9d4b-47c0-dc0d-08de3316e62b X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[216.228.117.160]; Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: BN1PEPF0000467F.namprd03.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: BN7PPFED9549B84 Received-SPF: permerror client-ip=2a01:111:f403:c112::5; envelope-from=skolothumtho@nvidia.com; helo=CY7PR03CU001.outbound.protection.outlook.com X-Spam_score_int: -10 X-Spam_score: -1.1 X-Spam_bar: - X-Spam_report: (-1.1 / 5.0 requ) BAYES_00=-1.9, DKIMWL_WL_HIGH=-0.001, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, FORGED_SPF_HELO=1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_PASS=-0.001, SPF_NONE=0.001 autolearn=no autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+importer=patchew.org@nongnu.org Sender: qemu-devel-bounces+importer=patchew.org@nongnu.org X-ZohoMail-DKIM: pass (identity @Nvidia.com) X-ZM-MESSAGEID: 1764840301392019200 From: Nicolin Chen When the guest enables the Event Queue and a vIOMMU is present, allocate a vEVENTQ object so that host-side events related to the vIOMMU can be received and propagated back to the guest. For cold-plugged devices using SMMUv3 acceleration, the vIOMMU is created before the guest boots. In this case, the vEVENTQ is allocated when the guest writes to SMMU_CR0 and sets EVENTQEN =3D 1. If no cold-plugged device exists at boot (i.e. no vIOMMU initially), the vEVENTQ is allocated when a vIOMMU is created, i.e. during the first device hot-plug. Event read and propagation will be added in a later patch. Signed-off-by: Nicolin Chen Signed-off-by: Shameer Kolothum Tested-by: Nicolin Chen --- hw/arm/smmuv3-accel.c | 62 ++++++++++++++++++++++++++++++++++++++++++- hw/arm/smmuv3-accel.h | 6 +++++ hw/arm/smmuv3.c | 4 +++ 3 files changed, 71 insertions(+), 1 deletion(-) diff --git a/hw/arm/smmuv3-accel.c b/hw/arm/smmuv3-accel.c index dc0f61e841..74f0be3731 100644 --- a/hw/arm/smmuv3-accel.c +++ b/hw/arm/smmuv3-accel.c @@ -378,6 +378,58 @@ bool smmuv3_accel_issue_inv_cmd(SMMUv3State *bs, void = *cmd, SMMUDevice *sdev, sizeof(Cmd), &entry_num, cmd, errp); } =20 +static void smmuv3_accel_free_veventq(SMMUv3AccelState *accel) +{ + IOMMUFDVeventq *veventq =3D accel->veventq; + + if (!veventq) { + return; + } + iommufd_backend_free_id(accel->viommu.iommufd, veventq->veventq_id); + g_free(veventq); + accel->veventq =3D NULL; +} + +bool smmuv3_accel_alloc_veventq(SMMUv3State *s, Error **errp) +{ + SMMUv3AccelState *accel =3D s->s_accel; + IOMMUFDVeventq *veventq; + uint32_t veventq_id; + uint32_t veventq_fd; + + if (!accel) { + return true; + } + + if (accel->veventq) { + return true; + } + + /* + * Check whether the Guest has enabled the Event Queue. The queue enab= led + * means EVENTQ_BASE has been programmed with a valid base address and= size. + * If it=E2=80=99s not yet configured, return and retry later. + */ + if (!smmuv3_eventq_enabled(s)) { + return true; + } + + if (!iommufd_backend_alloc_veventq(accel->viommu.iommufd, + accel->viommu.viommu_id, + IOMMU_VEVENTQ_TYPE_ARM_SMMUV3, + 1 << s->eventq.log2size, &veventq_i= d, + &veventq_fd, errp)) { + return false; + } + + veventq =3D g_new(IOMMUFDVeventq, 1); + veventq->veventq_id =3D veventq_id; + veventq->veventq_fd =3D veventq_fd; + veventq->viommu =3D &accel->viommu; + accel->veventq =3D veventq; + return true; +} + static bool smmuv3_accel_alloc_viommu(SMMUv3State *s, HostIOMMUDeviceIOMMUFD *idev, Error **errp) @@ -421,14 +473,21 @@ smmuv3_accel_alloc_viommu(SMMUv3State *s, HostIOMMUDe= viceIOMMUFD *idev, goto free_abort_hwpt; } =20 + /* Allocate a vEVENTQ if guest has enabled event queue */ + if (!smmuv3_accel_alloc_veventq(s, errp)) { + goto free_bypass_hwpt; + } + /* Attach a HWPT based on SMMUv3 GBPA.ABORT value */ hwpt_id =3D smmuv3_accel_gbpa_hwpt(s, accel); if (!host_iommu_device_iommufd_attach_hwpt(idev, hwpt_id, errp)) { - goto free_bypass_hwpt; + goto free_veventq; } s->s_accel =3D accel; return true; =20 +free_veventq: + smmuv3_accel_free_veventq(accel); free_bypass_hwpt: iommufd_backend_free_id(idev->iommufd, accel->bypass_hwpt_id); free_abort_hwpt: @@ -537,6 +596,7 @@ static void smmuv3_accel_unset_iommu_device(PCIBus *bus= , void *opaque, trace_smmuv3_accel_unset_iommu_device(devfn, idev->devid); =20 if (QLIST_EMPTY(&accel->device_list)) { + smmuv3_accel_free_veventq(accel); iommufd_backend_free_id(accel->viommu.iommufd, accel->bypass_hwpt_= id); iommufd_backend_free_id(accel->viommu.iommufd, accel->abort_hwpt_i= d); iommufd_backend_free_id(accel->viommu.iommufd, accel->viommu.viomm= u_id); diff --git a/hw/arm/smmuv3-accel.h b/hw/arm/smmuv3-accel.h index 2f2904d86b..7b0f585769 100644 --- a/hw/arm/smmuv3-accel.h +++ b/hw/arm/smmuv3-accel.h @@ -20,6 +20,7 @@ */ typedef struct SMMUv3AccelState { IOMMUFDViommu viommu; + IOMMUFDVeventq *veventq; uint32_t bypass_hwpt_id; uint32_t abort_hwpt_id; QLIST_HEAD(, SMMUv3AccelDevice) device_list; @@ -48,6 +49,7 @@ bool smmuv3_accel_attach_gbpa_hwpt(SMMUv3State *s, Error = **errp); bool smmuv3_accel_issue_inv_cmd(SMMUv3State *s, void *cmd, SMMUDevice *sde= v, Error **errp); void smmuv3_accel_idr_override(SMMUv3State *s); +bool smmuv3_accel_alloc_veventq(SMMUv3State *s, Error **errp); void smmuv3_accel_reset(SMMUv3State *s); #else static inline void smmuv3_accel_init(SMMUv3State *s) @@ -78,6 +80,10 @@ smmuv3_accel_issue_inv_cmd(SMMUv3State *s, void *cmd, SM= MUDevice *sdev, static inline void smmuv3_accel_idr_override(SMMUv3State *s) { } +bool smmuv3_accel_alloc_veventq(SMMUv3State *s, Error **errp) +{ + return true; +} static inline void smmuv3_accel_reset(SMMUv3State *s) { } diff --git a/hw/arm/smmuv3.c b/hw/arm/smmuv3.c index 763f069a35..ac60ca0ce7 100644 --- a/hw/arm/smmuv3.c +++ b/hw/arm/smmuv3.c @@ -1602,6 +1602,10 @@ static MemTxResult smmu_writel(SMMUv3State *s, hwadd= r offset, s->cr0ack =3D data & ~SMMU_CR0_RESERVED; /* in case the command queue has been enabled */ smmuv3_cmdq_consume(s, &local_err); + /* Allocate vEVENTQ if guest enables EventQ and vIOMMU is ready */ + if (local_err =3D=3D NULL) { + smmuv3_accel_alloc_veventq(s, &local_err); + } break; case A_CR1: s->cr[1] =3D data; --=20 2.43.0 From nobody Mon Feb 9 04:37:47 2026 Delivered-To: importer@patchew.org Authentication-Results: mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; arc=pass (i=1 dmarc=pass fromdomain=nvidia.com); dmarc=pass(p=reject dis=none) header.from=nvidia.com ARC-Seal: i=2; a=rsa-sha256; t=1764840323; cv=pass; d=zohomail.com; s=zohoarc; b=Ywnuy7r6mSKTaHOoVvSpQpsdX+Ct5+xPeooeo/o2t8cvd7Uf6sX9NTaiYG7nWp/zFgRit9oKGuoIO0TUbZ5nTwPe+UPv2HTCXT8q3xqXAbPaGiS/ax+ZOQSUN7/SwjFXeM8g/PUbACmu+VTMZgeH1xIhPCpr/0VizcgvFOXigg8= ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=zohomail.com; s=zohoarc; t=1764840323; h=Content-Type:Content-Transfer-Encoding:Cc:Cc:Date:Date:From:From:In-Reply-To:List-Subscribe:List-Post:List-Id:List-Archive:List-Help:List-Unsubscribe:MIME-Version:Message-ID:References:Sender:Subject:Subject:To:To:Message-Id:Reply-To; bh=UwhQpELUaCe/68J830KtnZE/KdzhYLDxu365wBhoSFs=; b=UkEMsBn66pZtwWGtDMEj6haXEINqJ/VP0wzP7KQsXfdtMon2QifsnSvRtIuN1tvlQLt5DUjQ8fatZGWknI1vLfiXOfwlwcPhBoWPMehD3DFGxedX0E0C1CXT4WD+HblpriwO/f4k3+iVof+YV9dck1mg+oXFkqK3EKDGNQ96NEA= ARC-Authentication-Results: i=2; mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; arc=pass (i=1 dmarc=pass fromdomain=nvidia.com); dmarc=pass header.from= (p=reject dis=none) Return-Path: Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) by mx.zohomail.com with SMTPS id 1764840323136268.19438519771643; Thu, 4 Dec 2025 01:25:23 -0800 (PST) Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1vR5Zg-0003O5-5K; Thu, 04 Dec 2025 04:24:32 -0500 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1vR5Ze-0003KD-Bt; Thu, 04 Dec 2025 04:24:30 -0500 Received: from mail-westus2azlp170120002.outbound.protection.outlook.com ([2a01:111:f403:c007::2] helo=MW6PR02CU001.outbound.protection.outlook.com) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1vR5Zc-0004nN-T8; Thu, 04 Dec 2025 04:24:30 -0500 Received: from BN8PR04CA0047.namprd04.prod.outlook.com (2603:10b6:408:d4::21) by CH3PR12MB9172.namprd12.prod.outlook.com (2603:10b6:610:198::7) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9388.9; Thu, 4 Dec 2025 09:24:21 +0000 Received: from BN1PEPF00004686.namprd03.prod.outlook.com (2603:10b6:408:d4:cafe::ad) by BN8PR04CA0047.outlook.office365.com (2603:10b6:408:d4::21) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.9388.9 via Frontend Transport; Thu, 4 Dec 2025 09:24:13 +0000 Received: from mail.nvidia.com (216.228.117.160) by BN1PEPF00004686.mail.protection.outlook.com (10.167.243.91) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9388.8 via Frontend Transport; Thu, 4 Dec 2025 09:24:19 +0000 Received: from rnnvmail201.nvidia.com (10.129.68.8) by mail.nvidia.com (10.129.200.66) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Thu, 4 Dec 2025 01:23:31 -0800 Received: from NV-2Y5XW94.nvidia.com (10.126.230.35) by rnnvmail201.nvidia.com (10.129.68.8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Thu, 4 Dec 2025 01:23:28 -0800 ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=QNTLrZDY+TMm/Nsy3nAUFU5njmAwWobzFsQZzyl5IU89nn2iBdYk+WTnIUVwMrg/zdebRu+lmhXjWCM6OlOrAzf0AyurFcbH1KoUJyYQirtzWu8trpadYTrNni8RdRV7koxaP6AwPFkM5Mpn3CiOvFpjhVCUKIDdmu4PkuPV4YYgNekxgcma6DcBXwALImJEVyf3iJHjN0Bj+y8FVXiJsrGp2NRzFqeQJNVR+qogtNWb5i9eDS9nqDMkfMcP3SrzU7R/HRarllLYeheA45COxHsSXwqx/eHVbJKJ3YxOLlBYdWrKQBpcpPxmzeOie2++GP+weDbEnN5hpmhpfJighg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=UwhQpELUaCe/68J830KtnZE/KdzhYLDxu365wBhoSFs=; b=E/Gdz0Ua9riJmhpvjq/Vcg1/OY7k6gvkgKoSHAoYvfPiebPv9P+kVeVLaeoz1JMi/T6xw8h4BbOY7dhKPz9xhrlsXLNd6THKQj+II0p/KGrYa6SBzjnbFLxJ3oMblpXTlfdV7K3nId+Y/Jo5Rq6WRqp3a1C7dSBkkqmAUYEIQuouFxvOipYlmFHXk8NpKyyMVCRr/ePRCiWZ2e6dqpwPMjCClKlNvxOY0KOU0OU0VHwOgPH7nJFEHqICzonp+PdP49WCrMKyFctAuq/OrFiWEQPjGD9rrC2HvHgbiwHX4b1+UMvu7r8whvP2LJFt3xvoSUhBwbOyCkTY8EuT/67RzQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.117.160) smtp.rcpttodomain=nongnu.org smtp.mailfrom=nvidia.com; dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=UwhQpELUaCe/68J830KtnZE/KdzhYLDxu365wBhoSFs=; b=AwhJnUb6JWlHXOpn6RLsy2VrwktmNze+p8Kqm+Bkg3cc1PWdfhwSx1e2Tj5h45Id4jYPlmoQ7g9ms6hmNnpKEqm17xuxGV6QbZjPPQN6KLG9ItJdg3ZKtCn+zubegctVlw/Gvv5qwFD1dkAJL3+oPgdqeWt0GULuyBpw3K1oGRviS4VUYZz2kA+RUzPpJGPPjVxyxMACXAw9GzMPEf92xHhcv+35egTD/eF53XTczC5bo/E5WKCVCQhY/qaCPCRMJc9wqcfp7YX6T1PhAmtKJ7QlYnGPONkAx4bjlXIt22J56hzviaCgMmi8WrZyg5V1cxXp6Mqwn3yKyaty8gbSTg== X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.117.160) smtp.mailfrom=nvidia.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=nvidia.com; Received-SPF: pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; envelope-from=qemu-devel-bounces+importer=patchew.org@nongnu.org; helo=lists.gnu.org; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.117.160 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.117.160; helo=mail.nvidia.com; pr=C From: Shameer Kolothum To: , CC: , , , , , , , , , Subject: [PATCH v2 3/4] hw/arm/smmuv3: Introduce a helper function for event propagation Date: Thu, 4 Dec 2025 09:22:40 +0000 Message-ID: <20251204092245.5157-4-skolothumtho@nvidia.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20251204092245.5157-1-skolothumtho@nvidia.com> References: <20251204092245.5157-1-skolothumtho@nvidia.com> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-Originating-IP: [10.126.230.35] X-ClientProxiedBy: rnnvmail203.nvidia.com (10.129.68.9) To rnnvmail201.nvidia.com (10.129.68.8) X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: BN1PEPF00004686:EE_|CH3PR12MB9172:EE_ X-MS-Office365-Filtering-Correlation-Id: 48680cef-d69b-43b5-6740-08de3316e849 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; ARA:13230040|82310400026|36860700013|376014|1800799024; X-Microsoft-Antispam-Message-Info: =?us-ascii?Q?UE2YxApXFmCD6lOCoeSP03rkQa+vCm9JjJUqkkumD8hBkzBAEt1AqjvqlCCo?= =?us-ascii?Q?jjwOdd4si8dglDms4Jh8BtixhvSMfHPCa2cdQScThhZCWZ+TVa44C50JsQI9?= =?us-ascii?Q?ItrIqVKgSGKq58b4m1XgeSUEM0zjsZj3NG+dQ145/L8gZ5iSHjarsY6NQB2M?= =?us-ascii?Q?/wqmIYdIeHfHTiaLhWIcI3G+Ixb4S0eAxDAb85F/NWC26kX+6RRKCHMJwukH?= =?us-ascii?Q?aC9RLDZSkZZaYG5tQeOA22bY+rIehYwZNKwC74zTU4WCeQzHYbIUXJYi22PV?= =?us-ascii?Q?wxftYNXysqrNvLFXr90hZkXGhkA/fX842oE9mRdCIJPJouj4MZTO2gZWKtEK?= =?us-ascii?Q?a+MeHxfwUAw9e5qYRayn0d6iYdN3QOOeVWvE8jCPUOiqYOohcgoUKOWWnzFT?= =?us-ascii?Q?3gYd4TzzKUwldtLy9xSV4UU5YoX1RTVBBjnTtp561pyT6whXMZt4Of/HceCs?= =?us-ascii?Q?bVTnlZJOgynZq2gf4O85vp1dawVtM3MnJvDTyTsD7v8HacapkARKWXXg8bK2?= =?us-ascii?Q?0wWa0NU0xTLGkGQTIC2BzMYh7VEBtSRAA5lsUwEK8SPiYsTEvoYTft4NSBAq?= =?us-ascii?Q?rlGaK3pEtIuLS7u2yfJUBtEuIrTlv40IqXecwXWXkm4CLRYG3LhMhH1yXHcB?= =?us-ascii?Q?0YzRCvhlpTAxNUgQEIk5AaDegoKJc1HKcfPy9g63uL1r2n6LzT0Rocyd7oBs?= =?us-ascii?Q?xGWsjR85/Ta5blzp2JmBL99KfUwCzSEFx6ca70P3i2tMZQcC9RPGrLna/2Qf?= =?us-ascii?Q?Ajn0LL28Pxhcb1SfSBiyhfkk8c8TMHsShYBeco2L+YonDc6e922hcfc7iM3f?= =?us-ascii?Q?0t72vav0ssZs6mkzkStmpTgKqjxaLJBkDbQYyCHV5RhlEiVqg0Ax30WX6z9R?= =?us-ascii?Q?+N4oVsEforzBPAC0Sotl1MY38OOEhLq1+pPTQ7msGTWrcxj9SgBjr1jKt4uF?= =?us-ascii?Q?mcfGtpqUT7+0svEykr0Rlo/NviD2wxKcVEHlsHaPb2dDpOs5DwcB01TtCZjv?= =?us-ascii?Q?k6k6S0AkENh0b+pKJpK+ae8YPNFTMrEDXx/M9luzuxJk8+I/ioMVXIIrutJ2?= =?us-ascii?Q?Vxllt2EVnASGigvuj5t9iwsHwcNGSY332zQaC2wrtxGsqRBY56CxWDJITwq9?= =?us-ascii?Q?erEqHQBuSHIfVAN5O+vcjdzm0lp7z+2Spqys6LSYCCv0HQLOBqeCClum9aG8?= =?us-ascii?Q?5ZFb+8XVMdbezfnnk5rR54RyoiZwN3HhFJSzBrHAlQrQnHOHAEHbf/beHmGe?= =?us-ascii?Q?xd5lvHT8CjNU2GrZ32GRoDRs0Yho9dlQMWC4oGqKLE6bD6CuZm7HvF0GSoP/?= =?us-ascii?Q?s96DWkJiWDnuAScqhF3pF/6CnM577rxSyE4bV0DrVX2RpOq2AKwVWMY5jBA6?= =?us-ascii?Q?iEoDr77XH6kZ/5qJFZqLyCE9F9YqrbynClXTfH4PqKxPLwvzxePzurDTj7ct?= =?us-ascii?Q?1IHv9TuyiDrmJV2kBlbAweFbeB07bpAGG9yZ3dWpwqjdVUmADLeEx03iq9jw?= =?us-ascii?Q?ZMYzxsu1ydSkx+1FLuJqMFMWLPKzXLeuFbT7T4wZgweNcBoNPZT25v5SSMYO?= =?us-ascii?Q?QYrxHoZqLTwB4eQtUlw=3D?= X-Forefront-Antispam-Report: CIP:216.228.117.160; CTRY:US; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:mail.nvidia.com; PTR:dc6edge1.nvidia.com; CAT:NONE; SFS:(13230040)(82310400026)(36860700013)(376014)(1800799024); DIR:OUT; SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 04 Dec 2025 09:24:19.9822 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 48680cef-d69b-43b5-6740-08de3316e849 X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[216.228.117.160]; Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: BN1PEPF00004686.namprd03.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: CH3PR12MB9172 Received-SPF: permerror client-ip=2a01:111:f403:c007::2; envelope-from=skolothumtho@nvidia.com; helo=MW6PR02CU001.outbound.protection.outlook.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIMWL_WL_HIGH=-0.001, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, SPF_HELO_NONE=0.001, SPF_NONE=0.001 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+importer=patchew.org@nongnu.org Sender: qemu-devel-bounces+importer=patchew.org@nongnu.org X-ZohoMail-DKIM: pass (identity @Nvidia.com) X-ZM-MESSAGEID: 1764840325324019200 Content-Type: text/plain; charset="utf-8" Factor out the code that propagates event records to the guest into a helper function. The accelerated SMMUv3 path can use this to propagate host events in a subsequent patch. Since this helper may be called from outside the SMMUv3 core, take the mutex before accessing the Event Queue. No functional change intended. Signed-off-by: Shameer Kolothum Reviewed-by: Eric Auger Reviewed-by: Nicolin Chen Tested-by: Nicolin Chen --- hw/arm/smmuv3-internal.h | 4 ++++ hw/arm/smmuv3.c | 21 +++++++++++++++------ hw/arm/trace-events | 2 +- 3 files changed, 20 insertions(+), 7 deletions(-) diff --git a/hw/arm/smmuv3-internal.h b/hw/arm/smmuv3-internal.h index e45aad27f7..ad7f5e6640 100644 --- a/hw/arm/smmuv3-internal.h +++ b/hw/arm/smmuv3-internal.h @@ -525,7 +525,11 @@ typedef struct SMMUEventInfo { (x)->word[6] =3D (uint32_t)(addr & 0xffffffff); \ } while (0) =20 +#define EVT_GET_TYPE(x) extract32((x)->word[0], 0, 8) +#define EVT_GET_SID(x) ((x)->word[1]) + void smmuv3_record_event(SMMUv3State *s, SMMUEventInfo *event); +void smmuv3_propagate_event(SMMUv3State *s, Evt *evt); =20 /* Configuration Data */ =20 diff --git a/hw/arm/smmuv3.c b/hw/arm/smmuv3.c index ac60ca0ce7..9b7b85fb49 100644 --- a/hw/arm/smmuv3.c +++ b/hw/arm/smmuv3.c @@ -168,10 +168,23 @@ static MemTxResult smmuv3_write_eventq(SMMUv3State *s= , Evt *evt) return MEMTX_OK; } =20 +void smmuv3_propagate_event(SMMUv3State *s, Evt *evt) +{ + MemTxResult r; + + trace_smmuv3_propagate_event(smmu_event_string(EVT_GET_TYPE(evt)), + EVT_GET_SID(evt)); + qemu_mutex_lock(&s->mutex); + r =3D smmuv3_write_eventq(s, evt); + if (r !=3D MEMTX_OK) { + smmuv3_trigger_irq(s, SMMU_IRQ_GERROR, R_GERROR_EVENTQ_ABT_ERR_MAS= K); + } + qemu_mutex_unlock(&s->mutex); +} + void smmuv3_record_event(SMMUv3State *s, SMMUEventInfo *info) { Evt evt =3D {}; - MemTxResult r; =20 if (!smmuv3_eventq_enabled(s)) { return; @@ -251,11 +264,7 @@ void smmuv3_record_event(SMMUv3State *s, SMMUEventInfo= *info) g_assert_not_reached(); } =20 - trace_smmuv3_record_event(smmu_event_string(info->type), info->sid); - r =3D smmuv3_write_eventq(s, &evt); - if (r !=3D MEMTX_OK) { - smmuv3_trigger_irq(s, SMMU_IRQ_GERROR, R_GERROR_EVENTQ_ABT_ERR_MAS= K); - } + smmuv3_propagate_event(s, &evt); info->recorded =3D true; } =20 diff --git a/hw/arm/trace-events b/hw/arm/trace-events index 8135c0c734..3457536fb0 100644 --- a/hw/arm/trace-events +++ b/hw/arm/trace-events @@ -40,7 +40,7 @@ smmuv3_cmdq_opcode(const char *opcode) "<--- %s" smmuv3_cmdq_consume_out(uint32_t prod, uint32_t cons, uint8_t prod_wrap, u= int8_t cons_wrap) "prod:%d, cons:%d, prod_wrap:%d, cons_wrap:%d " smmuv3_cmdq_consume_error(const char *cmd_name, uint8_t cmd_error) "Error = on %s command execution: %d" smmuv3_write_mmio(uint64_t addr, uint64_t val, unsigned size, uint32_t r) = "addr: 0x%"PRIx64" val:0x%"PRIx64" size: 0x%x(%d)" -smmuv3_record_event(const char *type, uint32_t sid) "%s sid=3D0x%x" +smmuv3_propagate_event(const char *type, uint32_t sid) "%s sid=3D0x%x" smmuv3_find_ste(uint16_t sid, uint32_t features, uint16_t sid_split) "sid= =3D0x%x features:0x%x, sid_split:0x%x" smmuv3_find_ste_2lvl(uint64_t strtab_base, uint64_t l1ptr, int l1_ste_offs= et, uint64_t l2ptr, int l2_ste_offset, int max_l2_ste) "strtab_base:0x%"PRI= x64" l1ptr:0x%"PRIx64" l1_off:0x%x, l2ptr:0x%"PRIx64" l2_off:0x%x max_l2_st= e:%d" smmuv3_get_ste(uint64_t addr) "STE addr: 0x%"PRIx64 --=20 2.43.0 From nobody Mon Feb 9 04:37:47 2026 Delivered-To: importer@patchew.org Authentication-Results: mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; arc=pass (i=1 dmarc=pass fromdomain=nvidia.com); dmarc=pass(p=reject dis=none) header.from=nvidia.com ARC-Seal: i=2; a=rsa-sha256; t=1764840291; cv=pass; d=zohomail.com; s=zohoarc; b=AAKji4DS2WcDoKVcvfCnT6WlrgXEGveALoV7hDG+0YzgSmwJpECgcVIA4o6zN7SErVC7H/J5HyJtFcyGPX+q//ryIFDaHFzrDfNTrbmedapbKPA/rUisrHQt4g55wlEyhOTzBKh6YEKVQsLBp1O22sdEJb4pjbgV2N9quxLp6EA= ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=zohomail.com; s=zohoarc; t=1764840291; h=Content-Type:Content-Transfer-Encoding:Cc:Cc:Date:Date:From:From:In-Reply-To:List-Subscribe:List-Post:List-Id:List-Archive:List-Help:List-Unsubscribe:MIME-Version:Message-ID:References:Sender:Subject:Subject:To:To:Message-Id:Reply-To; bh=ljj0d0sopaR6Htyn+HeyUbLui8ABzfQ1CvNS1L4LGeE=; b=O5DJVjh29XnC1qpjpljz/hgramle2W69LZxqbPvnQvWcSqrJhky2vN2dIvmBpyBAAhHXANU3OMHU5qWkXZCZeuqEv/klJbac+9/1MSUMahzMPMBoQYbFNRBjrODhRbTULikC3ClDaVshdc3vL28fn9DZQg2eQheb09XYkp+trj8= ARC-Authentication-Results: i=2; mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; arc=pass (i=1 dmarc=pass fromdomain=nvidia.com); dmarc=pass header.from= (p=reject dis=none) Return-Path: Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) by mx.zohomail.com with SMTPS id 1764840291701782.0637697885163; Thu, 4 Dec 2025 01:24:51 -0800 (PST) Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1vR5Zh-0003RY-Pw; Thu, 04 Dec 2025 04:24:33 -0500 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1vR5Zf-0003Ly-7d; Thu, 04 Dec 2025 04:24:31 -0500 Received: from mail-northcentralusazlp170120005.outbound.protection.outlook.com ([2a01:111:f403:c105::5] helo=CH5PR02CU005.outbound.protection.outlook.com) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1vR5Zd-0004nT-ME; Thu, 04 Dec 2025 04:24:30 -0500 Received: from BN9PR03CA0540.namprd03.prod.outlook.com (2603:10b6:408:131::35) by MW3PR12MB4427.namprd12.prod.outlook.com (2603:10b6:303:52::10) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9388.11; Thu, 4 Dec 2025 09:24:23 +0000 Received: from BN1PEPF0000467F.namprd03.prod.outlook.com (2603:10b6:408:131:cafe::f9) by BN9PR03CA0540.outlook.office365.com (2603:10b6:408:131::35) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.9366.17 via Frontend Transport; Thu, 4 Dec 2025 09:24:23 +0000 Received: from mail.nvidia.com (216.228.117.160) by BN1PEPF0000467F.mail.protection.outlook.com (10.167.243.84) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9388.8 via Frontend Transport; Thu, 4 Dec 2025 09:24:22 +0000 Received: from rnnvmail201.nvidia.com (10.129.68.8) by mail.nvidia.com (10.129.200.66) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Thu, 4 Dec 2025 01:23:36 -0800 Received: from NV-2Y5XW94.nvidia.com (10.126.230.35) by rnnvmail201.nvidia.com (10.129.68.8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Thu, 4 Dec 2025 01:23:32 -0800 ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=RQO6EPmIjIpWRGW5HsdQsjf5zjsnZfmOaDNVHUnl+v4nllOiUuoWv5CppVUieLrreeHmHXZjhsF7Pv94Fx1QaRsnCnmlX0ip+0/lToQImoMQs7i9IMfZga5eFCnJNVtGkheLEx12iyJ/V+yF5xBqMLY0h/KmlplNXAWuvPDsTEpliK6GFPKTlyN69RWT9jEg8HNaaZbSd9HDIbteA+juK2kRQdieo3KkcTsr12kIUXU2G6bhfv1Q2I3U8SF9n5bzMNcRqKh3zdAfdSMJ0xcyBjrJT3Nms2WmEvUzyATE98TtKNwrf2MZRSXFfwDgCMlKZoGl4mB89xcM+6WN7W+r2Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=ljj0d0sopaR6Htyn+HeyUbLui8ABzfQ1CvNS1L4LGeE=; b=ux7bECDDOZGM0trgwmea1JRxAQHz9gZV1FmqQn/Sh4aMoe5DYkcXbClE129bFa/2+3rtGTC/RL3b/zYDpdNT37j/N7Wv0z3vbSgwZ4Cfnnc+TjfaeyTuP5AtitGYFicNbeESfcdUKUkzNhIo7UxHYO6TFghGYOGcKWIcykd2MUbY8QKK0IBZuxg0u1K2k+MuPVTqxARVrQwB3At+FQPkTT6wlYf3S4kMd9W4EAzzyRVm88dlDNLLxWN3pH03rf+17rzZVX0fwk1nksUMaKkbkGk/MoONi5rJ8yPjse2XR7Kmca9gG7tE1jzVNCJkej48ZH8tVDk4gvZptuk+AMADFQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.117.160) smtp.rcpttodomain=nongnu.org smtp.mailfrom=nvidia.com; dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=ljj0d0sopaR6Htyn+HeyUbLui8ABzfQ1CvNS1L4LGeE=; b=RvsVfsCfibiHbWyiY9d2VCsIGmoLQz6v3xRs2xhz35lWeVSp7e/BKeZ2DBLK/8aM7igtXxYUzRwmDvL4w5+PTtu5DmtyKh/pMniTVd9bFJeLsp1Tgrugz6uwco66dS6YMh0MOVPjzTP3rUJzLWSPrP3lm90/zenaVsiYeVbu2MTO5XSq3r7smqHimjJLYkK1DljbCQDYFJyuPiS1yLBhfSsPZgjnAWbGn9ln+SUiot2Kum+/dRzlY+/xnHowweJBbEpdqT5tR9TETghp1lEVWQIB8uq3oIXa2+t2tMkj2AdOnTF/z6H4dZ0Cxp75sHPfvi/rkkHpKSBWP0Rnw+Sd3A== X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.117.160) smtp.mailfrom=nvidia.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=nvidia.com; Received-SPF: pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; envelope-from=qemu-devel-bounces+importer=patchew.org@nongnu.org; helo=lists.gnu.org; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.117.160 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.117.160; helo=mail.nvidia.com; pr=C From: Shameer Kolothum To: , CC: , , , , , , , , , Subject: [PATCH v2 4/4] hw/arm/smmuv3-accel: Read and propagate host vIOMMU events Date: Thu, 4 Dec 2025 09:22:41 +0000 Message-ID: <20251204092245.5157-5-skolothumtho@nvidia.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20251204092245.5157-1-skolothumtho@nvidia.com> References: <20251204092245.5157-1-skolothumtho@nvidia.com> MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable X-Originating-IP: [10.126.230.35] X-ClientProxiedBy: rnnvmail203.nvidia.com (10.129.68.9) To rnnvmail201.nvidia.com (10.129.68.8) X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: BN1PEPF0000467F:EE_|MW3PR12MB4427:EE_ X-MS-Office365-Filtering-Correlation-Id: 84795330-10a8-4359-d9e8-08de3316e96b X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; ARA:13230040|82310400026|376014|36860700013|1800799024; X-Microsoft-Antispam-Message-Info: =?utf-8?B?TkszOTAwcjl5MjJDREoyemdzc3VJaFNXRnlWTjlaRHlyclhhOEtaazhtN1or?= =?utf-8?B?L29zR2Vaa203YXFTd2RjVUlSNS94eGlQekhQWTNOcXB6WmVqMCtCRXU4RUl2?= =?utf-8?B?cDBuTmpLQ0pGRHhvdmV2RDZ6SENKWm00SDJwRmxScTd3WVYyVE9qYzNFeDhW?= =?utf-8?B?cmhqdXlyMGRyVVBheXg2NldHR1F3OVJQOWRjUlREQ0YzcHFnaXRJUkFxOHZR?= =?utf-8?B?OXcxSHEvRUFRc0cxQlZiODg2MkQ2S1hoOVE3LzF1bFlMejlVSjBCdkZYUzZs?= =?utf-8?B?dzh6aWNIVzFSTUwwTHlDOWt0ZlU1Zlo5NU51dnFNQTFVN1JNY1pmT0dOOUpv?= =?utf-8?B?aXV0OXVEQitCYnhSUmxtVlZpOGxqMU9xR2VsOUdHK1E0RmZEcmdpc2FYRTlp?= =?utf-8?B?SEpITnNpc1I0S2hZMkNCZHNDeGVUS29vVytzV2w3cjBiQTlSTEVCRE8zWVA2?= =?utf-8?B?ZjBOaXc3VFBrckl3eUdwNzFPTndYWWdybVZVT0c0U3VyUVBadk9oNHQzcFBI?= =?utf-8?B?WUlDK2IwT1hzN0ZuYW03V2JLeFdGejRlODJsMUtidUQzVkM4aTVrVlkySEhK?= =?utf-8?B?eVozdW05dW5POXdDNEQwZ0VlUENETTJOa2Nvb2pLK1RhU1JzWlNGN2N6WXJF?= =?utf-8?B?b21LQnRmdno4OWxWdURaYTFySXk4SXZBS21LYVhCREpvSkh1SlhIRnFHRnFr?= =?utf-8?B?TFNCWVFUVWpQeU1RbnhnejFZM1k3VWJId3pKaTdYT1RDVHV6VVFuczBNQTBR?= =?utf-8?B?OEpOdDFGc0N3TVkvdWtKVWYwdTZ2TzNHRThVTXBHZlpHMmpvQUQzbGx2dFF4?= =?utf-8?B?ZzdxbndHQ2F4bEF5dndob1h3aHlqUk5VQkN2b1JYcmVKaHNQS3ZRbTVtb0NC?= =?utf-8?B?T1VsaWhJTCtMUDJnYU1wbEkxV3pJSEZ4bFBwL1JZMUcvVkJSL2ljMlRXOTdl?= =?utf-8?B?SEx5cFd3Z1IwYjZ0WFg4eWRaenBlQkdudWh6VEVVbXhIN3VlcTJwTUhTTWxj?= =?utf-8?B?Ylh3UHNCZTdPSnN3QWVzWVlpR3JPWnVEM1F3ODkxQkg4ejJCRC9UaEVNeUs2?= =?utf-8?B?bmpJRTNJeDhMNHNDVXNGVTJvNTl2QWJXQW5FVkhDU3BUYW9NVnZCb0VUZFF3?= =?utf-8?B?WmNWeDMrMGVCREJIRHRNY1NKamUzRUptVU94bWZSNmF2TGJ3bUtreVoyQXFv?= =?utf-8?B?aGV6WHZTWnNnOUltWkpsWWx2Q0RJUUZWOWRDQXY2Y1hHVjN4SmNDRWNwd08w?= =?utf-8?B?UTZSVHdGbUZ0OGJpUFRZdVRIU3dmSHpvYkdEYVRwdkZTRjM1R1QyNS9jVjFK?= =?utf-8?B?ZkYxeGpEcGFwdVZtR3o3UXBENFM2N1dSOSs5a2lDV1JBZDNoZ3RSREtEU0Z1?= =?utf-8?B?Wms4QjJCejltZHozSTBTOFdvcloyallHbStTNHlISE5MUzJud1lneHJuNnJ0?= =?utf-8?B?bE9Ga1k3ZFFyc29xSmlOdXBreEZjSTdFZ2tPbXJqZ0oxZ0FWZlVYM2ViamY3?= =?utf-8?B?Smx1QitqWVUwRlNpTGZoU3Q3Q1lWQ1BSbUYxWDVwbVhtZlBuaHBpOHBEbmR1?= =?utf-8?B?RHFFbVZRQmZvWExBSm5Gd0gxSXVtMSs5eDdleHlRbGZzVDhCRlZYcytFbnVQ?= =?utf-8?B?b0NPS2hVQzhiMTNGYUE3N1J4OTk3bVI2aFFmYkRhSHhhanhObWhhWitJL3lw?= =?utf-8?B?OFhKTTFXMXBaL0FoWG9PQTk0SEM1Z0hXbUladVBIMS9iYkN5UXBIaGE0Rm0r?= =?utf-8?B?bG1qdGxXQ3IyVEJXNWNEdU9xN3EyY1VvNFZpU0NEbk1lcVNWM3FoTm1Ba0dm?= =?utf-8?B?R1AzN0ZMSXlTWUxFYXlEMnpHclZSNXhxaC9PeXk5aXNwQUJEbnFUZWtBaDVh?= =?utf-8?B?a2hBcmo0b2pnTzkycnJxZDdRV0JkS29zeUMrNFhyNUovdWZLa04yUDA2S2hM?= =?utf-8?B?bzlETGsyVnNZWWUwbzhrSERhQWxEMmtIN25HTTIyRmVINFo2cldaelY3NUUv?= =?utf-8?B?bDc5MVVFeEtOZnRneC82dmRLMkIvSFZ6R3JkZmJ2TGxpMENaOXZlc295M2la?= =?utf-8?B?eWNlUzNBbFRQNXdmeUNlaUNRZlkxVm16RVl6c1FEZlIvcVB5L3ozenVYN2Z5?= =?utf-8?Q?vK4Q=3D?= X-Forefront-Antispam-Report: CIP:216.228.117.160; CTRY:US; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:mail.nvidia.com; PTR:dc6edge1.nvidia.com; CAT:NONE; SFS:(13230040)(82310400026)(376014)(36860700013)(1800799024); DIR:OUT; SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 04 Dec 2025 09:24:22.8540 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 84795330-10a8-4359-d9e8-08de3316e96b X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[216.228.117.160]; Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: BN1PEPF0000467F.namprd03.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: MW3PR12MB4427 Received-SPF: permerror client-ip=2a01:111:f403:c105::5; envelope-from=skolothumtho@nvidia.com; helo=CH5PR02CU005.outbound.protection.outlook.com X-Spam_score_int: -10 X-Spam_score: -1.1 X-Spam_bar: - X-Spam_report: (-1.1 / 5.0 requ) BAYES_00=-1.9, DKIMWL_WL_HIGH=-0.001, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, FORGED_SPF_HELO=1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_PASS=-0.001, SPF_NONE=0.001 autolearn=no autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+importer=patchew.org@nongnu.org Sender: qemu-devel-bounces+importer=patchew.org@nongnu.org X-ZohoMail-DKIM: pass (identity @Nvidia.com) X-ZM-MESSAGEID: 1764840293158019202 Install an event handler on the vEVENTQ fd to read and propagate host generated vIOMMU events to the guest. The handler runs in QEMU=E2=80=99s main loop, using a non-blocking fd regis= tered via qemu_set_fd_handler(). Signed-off-by: Shameer Kolothum Tested-by: Nicolin Chen --- hw/arm/smmuv3-accel.c | 58 +++++++++++++++++++++++++++++++++++++++++++ hw/arm/smmuv3-accel.h | 2 ++ 2 files changed, 60 insertions(+) diff --git a/hw/arm/smmuv3-accel.c b/hw/arm/smmuv3-accel.c index 74f0be3731..d320c62b04 100644 --- a/hw/arm/smmuv3-accel.c +++ b/hw/arm/smmuv3-accel.c @@ -378,6 +378,58 @@ bool smmuv3_accel_issue_inv_cmd(SMMUv3State *bs, void = *cmd, SMMUDevice *sdev, sizeof(Cmd), &entry_num, cmd, errp); } =20 +static void smmuv3_accel_event_read(void *opaque) +{ + SMMUv3State *s =3D opaque; + SMMUv3AccelState *accel =3D s->s_accel; + struct { + struct iommufd_vevent_header hdr; + struct iommu_vevent_arm_smmuv3 vevent; + } buf; + ssize_t readsz =3D sizeof(buf); + uint32_t last_seq =3D accel->last_event_seq; + ssize_t bytes; + + bytes =3D read(accel->veventq->veventq_fd, &buf, readsz); + if (bytes <=3D 0) { + if (errno =3D=3D EAGAIN || errno =3D=3D EINTR) { + return; + } + error_report("vEVENTQ: read failed (%s)", strerror(errno)); + return; + } + + if (bytes < readsz) { + error_report("vEVENTQ: incomplete read (%zd/%zd bytes)", bytes, re= adsz); + return; + } + + if (buf.hdr.flags & IOMMU_VEVENTQ_FLAG_LOST_EVENTS) { + error_report("vEVENTQ has lost events"); + return; + } + + /* Check sequence in hdr for lost events if any */ + if (accel->event_start) { + uint32_t expected =3D (last_seq =3D=3D INT_MAX) ? 0 : last_seq + 1; + + if (buf.hdr.sequence !=3D expected) { + uint32_t delta; + + if (buf.hdr.sequence >=3D last_seq) { + delta =3D buf.hdr.sequence - last_seq; + } else { + /* Handle wraparound from INT_MAX */ + delta =3D (INT_MAX - last_seq) + buf.hdr.sequence + 1; + } + error_report("vEVENTQ: detected lost %u event(s)", delta - 1); + } + } + accel->last_event_seq =3D buf.hdr.sequence; + accel->event_start =3D true; + smmuv3_propagate_event(s, (Evt *)&buf.vevent); +} + static void smmuv3_accel_free_veventq(SMMUv3AccelState *accel) { IOMMUFDVeventq *veventq =3D accel->veventq; @@ -385,6 +437,8 @@ static void smmuv3_accel_free_veventq(SMMUv3AccelState = *accel) if (!veventq) { return; } + qemu_set_fd_handler(veventq->veventq_fd, NULL, NULL, NULL); + close(veventq->veventq_fd); iommufd_backend_free_id(accel->viommu.iommufd, veventq->veventq_id); g_free(veventq); accel->veventq =3D NULL; @@ -427,6 +481,10 @@ bool smmuv3_accel_alloc_veventq(SMMUv3State *s, Error = **errp) veventq->veventq_fd =3D veventq_fd; veventq->viommu =3D &accel->viommu; accel->veventq =3D veventq; + + /* Set up event handler for veventq fd */ + fcntl(veventq_fd, F_SETFL, O_NONBLOCK); + qemu_set_fd_handler(veventq_fd, smmuv3_accel_event_read, NULL, s); return true; } =20 diff --git a/hw/arm/smmuv3-accel.h b/hw/arm/smmuv3-accel.h index 7b0f585769..2c7c30d6a0 100644 --- a/hw/arm/smmuv3-accel.h +++ b/hw/arm/smmuv3-accel.h @@ -21,6 +21,8 @@ typedef struct SMMUv3AccelState { IOMMUFDViommu viommu; IOMMUFDVeventq *veventq; + uint32_t last_event_seq; + bool event_start; uint32_t bypass_hwpt_id; uint32_t abort_hwpt_id; QLIST_HEAD(, SMMUv3AccelDevice) device_list; --=20 2.43.0