From nobody Fri Nov 14 17:01:20 2025 Delivered-To: importer@patchew.org Authentication-Results: mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org ARC-Seal: i=1; a=rsa-sha256; t=1762715819; cv=none; d=zohomail.com; s=zohoarc; b=KvsFpYziZ22tHTbwj/R8kJ3ASht46/4GYl1mPA7ljGk7fggGXAOz2AogxU0u61NH+q9Xn7DaeUnuVI4gDXPaRGEnX08SkonDD+5UWJGYd82pRbzsmD7hSVfGoJlNvomtNmXHaPcPyXOq5KRuDncsV/hnBrxEnTj/ZTixWbts/Ho= ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=zohomail.com; s=zohoarc; t=1762715819; h=Content-Transfer-Encoding:Cc:Cc:Date:Date:From:From:In-Reply-To:List-Subscribe:List-Post:List-Id:List-Archive:List-Help:List-Unsubscribe:MIME-Version:Message-ID:References:Sender:Subject:Subject:To:To:Message-Id:Reply-To; bh=coXM3aabJBT21GBiTqQtXzlDQRzt3k5zaMleXYUcg/A=; b=gxy0vVWjbJWULRkHKNN0pbe2L+7sONhep6H3e6FMCPO1qr31eoMmGz9/rNa/G7P2SAQmlIloyyyFXtTMfDndaFNbpqmN83TaQ/DzoUx33DACJQQG0E8N615kcBCKoj4Kss+Je4zy1d4KVWbpJ/KcFveU5vEFU7O/T4QaA4OW5uk= ARC-Authentication-Results: i=1; mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org Return-Path: Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) by mx.zohomail.com with SMTPS id 176271581931269.0595319013836; Sun, 9 Nov 2025 11:16:59 -0800 (PST) Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1vIAt8-0003S2-VG; Sun, 09 Nov 2025 14:15:46 -0500 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1vIAt5-0003OU-D0 for qemu-devel@nongnu.org; Sun, 09 Nov 2025 14:15:43 -0500 Received: from mail-wm1-x332.google.com ([2a00:1450:4864:20::332]) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1vIAt2-0007wZ-GJ for qemu-devel@nongnu.org; Sun, 09 Nov 2025 14:15:42 -0500 Received: by mail-wm1-x332.google.com with SMTP id 5b1f17b1804b1-4775ae77516so27851895e9.1 for ; Sun, 09 Nov 2025 11:15:40 -0800 (PST) Received: from DDesktop.local ([2a10:8012:1:b32a:35:83e6:baea:8ad]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-47778daf2c3sm54600265e9.10.2025.11.09.11.15.37 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 09 Nov 2025 11:15:37 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=videogpu-com.20230601.gappssmtp.com; s=20230601; t=1762715739; x=1763320539; darn=nongnu.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=coXM3aabJBT21GBiTqQtXzlDQRzt3k5zaMleXYUcg/A=; b=tIu3uH/tYy9eAwQ4vP6GZ9OC0QT4Oyq/R5sJttdtdpMGqeJkrgo2knPqA1a6vMK9h5 BMHsqHAF9FImx1Qd3PLSKerlTHtNjWC4o+KQfvXMNoRWtQh2+b5PdelPwgWb1fVHZoP9 sw97lD/QnlgraXu/Vv2J3KHnkr2absVf8qyyYNdPUWChruWVRxVcRNs8q+NlLUtyHEMZ VTcnHoelC5oJiekDM5mJ32OG/wfpZAT4rIBziTsbV6FT4LQBmfL7enBSm+gSBTdNg9MN YXKxqqZGWAx54bQSLNephF0htv9Crppand5rdukFPamlz0Ix1GRC1HvmwMNBHIDNEBgb RxOw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1762715739; x=1763320539; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=coXM3aabJBT21GBiTqQtXzlDQRzt3k5zaMleXYUcg/A=; b=NUt4DN5/csxtwuREYDZ8G7+AK1XIGl3LuvgaAEQJK4PDhQl1gC/GVSpEtCfn/4jXC1 2SyfCcIIeIL53truGx3B2rOAlSpSyhFDLdaKQZpmbMba02IyZ2ZSAUFoE6TjMH9C6+gT hbwF5NxTbSZrEzpANT2OU3vkYJkG9tO5pA8dEdSmaRS5lLaxXSpj801cQZfoJNjOD3JB yTByPY70vYr1Tjw6HmBr9M0pe3e8Rg/XbXxWbtHl6MDh5hbnIgmEhTf2q0NgccWBX8Fk +CKgIjPwZdi9J6MnXw6Dv5q90WAgoQ+WRk8suiclEW/xDSqn0+4Z23VJ0ZKLcHSTpBI/ G1AQ== X-Gm-Message-State: AOJu0Ywiku0rJET/JzQ1SlUFJ9ZBYEQBqngWcQCTpgBPAz39futleZmH iGNEXyggnEgE1zeCkqtz18eRsdIyzvIq50llg9UOBPz8xD10pH9DQpN6BCQsDcMOIN4zPRjBzgS geyjbLeg= X-Gm-Gg: ASbGncvH4896G4ke2WNu88A5SUAH0hBk6CeZyL7UfTKep+a8ZOvxWfmYXrY1sjMHwX5 K4wAAkEcFdwfnOwvL8bMvk6hfvzqImjtycJZb/0fjXfezPYt9FTdVV49rYM7QEXf4jUG9s0DdHx gWNTCKvBLuzsa2RGAY2pskulXhemB9u2foWkY2pfwL+nfLDVaqRbd2avXCi1YvqR6fd6U+rQKSd zWHazZg7alJypN1oQHrIKyF5rHfveZk4TQuaX2BYeG8QPlmm3m6hkEUUOey3CVcrj4ZnBRcNsft bjM4OTikDecx/NbpilKxNtyWdZmRkQIXd0gYPS/tb2DL9qIMaaO/zDStxhAKExUhXKyKCYClVyI fOyoEiahZZwBrK+eWyRDVzX6tSIhYtjcmHHn/Cf82ZgV+6Aonzy2FqnhQoYnr6WNi1L0pBhoXDl 6CrMl9KnJkBt0= X-Google-Smtp-Source: AGHT+IHULoUwWfdlHahlPFUvs9QbBkIQELFwVug5ZYVttmZL2iYPg71eOpBmmFJz/WuTK7C3A1+QjA== X-Received: by 2002:a05:600c:1550:b0:475:dd59:d8da with SMTP id 5b1f17b1804b1-4777329785cmr53765705e9.40.1762715738540; Sun, 09 Nov 2025 11:15:38 -0800 (PST) From: Michael Levit To: qemu-devel@nongnu.org Cc: qemu-riscv@nongnu.org, philmd@linaro.org, pbonzini@redhat.com, dbarboza@ventanamicro.com, zhiwei_liu@linux.alibaba.com, liwei1518@gmail.com, smishash@gmail.com Subject: [PATCH v4 3/5] hw/char: add NEORV32 UART (CTRL/DATA, fifo, chardev) Date: Sun, 9 Nov 2025 21:15:30 +0200 Message-ID: <20251109191532.32419-4-michael@videogpu.com> X-Mailer: git-send-email 2.51.1 In-Reply-To: <20251109191532.32419-1-michael@videogpu.com> References: <20251109191532.32419-1-michael@videogpu.com> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Received-SPF: pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; envelope-from=qemu-devel-bounces+importer=patchew.org@nongnu.org; helo=lists.gnu.org; Received-SPF: none client-ip=2a00:1450:4864:20::332; envelope-from=michael@videogpu.com; helo=mail-wm1-x332.google.com X-Spam_score_int: -18 X-Spam_score: -1.9 X-Spam_bar: - X-Spam_report: (-1.9 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_NONE=0.001 autolearn=unavailable autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+importer=patchew.org@nongnu.org Sender: qemu-devel-bounces+importer=patchew.org@nongnu.org X-ZohoMail-DKIM: pass (identity @videogpu-com.20230601.gappssmtp.com) X-ZM-MESSAGEID: 1762715821417158500 Content-Type: text/plain; charset="utf-8" From: Michael Add NEORV32 UART device: CTRL/DATA registers, RX FIFO, TX to chardev. Includes Kconfig/meson and public header. Signed-off-by: Michael Levit --- hw/char/Kconfig | 3 + hw/char/meson.build | 1 + hw/char/neorv32_uart.c | 285 +++++++++++++++++++++++++++++++++ include/hw/char/neorv32_uart.h | 54 +++++++ 4 files changed, 343 insertions(+) create mode 100644 hw/char/neorv32_uart.c create mode 100644 include/hw/char/neorv32_uart.h diff --git a/hw/char/Kconfig b/hw/char/Kconfig index 020c0a84bb..1fd39c2b30 100644 --- a/hw/char/Kconfig +++ b/hw/char/Kconfig @@ -95,3 +95,6 @@ config IP_OCTAL_232 bool default y depends on IPACK + +config NEORV32_UART + bool diff --git a/hw/char/meson.build b/hw/char/meson.build index a9e1dc26c0..2f5bf827a7 100644 --- a/hw/char/meson.build +++ b/hw/char/meson.build @@ -31,6 +31,7 @@ system_ss.add(when: 'CONFIG_OMAP', if_true: files('omap_u= art.c')) system_ss.add(when: 'CONFIG_RASPI', if_true: files('bcm2835_aux.c')) system_ss.add(when: 'CONFIG_RENESAS_SCI', if_true: files('renesas_sci.c')) system_ss.add(when: 'CONFIG_SIFIVE_UART', if_true: files('sifive_uart.c')) +system_ss.add(when: 'CONFIG_NEORV32_UART', if_true: files('neorv32_uart.c'= )) system_ss.add(when: 'CONFIG_SH_SCI', if_true: files('sh_serial.c')) system_ss.add(when: 'CONFIG_STM32F2XX_USART', if_true: files('stm32f2xx_us= art.c')) system_ss.add(when: 'CONFIG_STM32L4X5_USART', if_true: files('stm32l4x5_us= art.c')) diff --git a/hw/char/neorv32_uart.c b/hw/char/neorv32_uart.c new file mode 100644 index 0000000000..a21066d194 --- /dev/null +++ b/hw/char/neorv32_uart.c @@ -0,0 +1,285 @@ +/* + * Neorv32-specific UART. + * + * Copyright (c) 2025 Michael Levit + * SPDX-License-Identifier: GPL-2.0-or-later + */ + + +#include "qemu/osdep.h" +#include "qapi/error.h" +#include "qemu/log.h" +#include "migration/vmstate.h" +#include "chardev/char.h" +#include "chardev/char-fe.h" +#include "hw/irq.h" +#include "hw/char/neorv32_uart.h" +#include "hw/qdev-properties-system.h" + +#define NEORV32_UART_IO_REGION_SIZE (32) + +static Property neorv32_uart_properties[] =3D { + DEFINE_PROP_CHR("chardev", Neorv32UARTState, chr), +}; + +enum { + NEORV32_UART_CTRL =3D 0, /**< offset 0: control register */ + NEORV32_UART_DATA =3D 4 /**< offset 4: data register */ +}; + +/** UART control register bits */ +enum NEORV32_UART_CTRL_enum { + UART_CTRL_EN =3D 0, /* enable */ + UART_CTRL_SIM_MODE =3D 1, /* sim override */ + UART_CTRL_HWFC_EN =3D 2, /* RTS/CTS */ + UART_CTRL_PRSC_LSB =3D 3, /* prescaler sel LSB */ + UART_CTRL_PRSC_MSB =3D 5, /* prescaler sel MSB */ + UART_CTRL_BAUD_LSB =3D 6, /* baud div LSB */ + UART_CTRL_BAUD_MSB =3D 15, /* baud div MSB */ + UART_CTRL_RX_NEMPTY =3D 16, /* RX not empty */ + UART_CTRL_RX_FULL =3D 17, /* RX full */ + UART_CTRL_TX_EMPTY =3D 18, /* TX empty */ + UART_CTRL_TX_NFULL =3D 19, /* TX not full */ + UART_CTRL_IRQ_RX_NEMPTY =3D 20, /* IRQ on RX not empty */ + UART_CTRL_IRQ_RX_FULL =3D 21, /* IRQ on RX full */ + UART_CTRL_IRQ_TX_EMPTY =3D 22, /* IRQ on TX empty */ + UART_CTRL_IRQ_TX_NFULL =3D 23, /* IRQ on TX not full */ + + UART_CTRL_RX_OVER =3D 30, /* RX overflow */ + UART_CTRL_TX_BUSY =3D 31 /* TX busy or not empty */ +}; + +/** bits */ +enum NEORV32_UART_DATA_enum { + UART_DATA_RTX_LSB =3D 0, /**< (r/w): UART rx/tx data, LSB */ + UART_DATA_RTX_MSB =3D 7, /**< (r/w): UART rx/tx data, MSB */ + + UART_DATA_RX_FIFO_SIZE_LSB =3D 8, /**< (r/-): log2(RX FIFO size), LSB = */ + UART_DATA_RX_FIFO_SIZE_MSB =3D 11, /**< (r/-): log2(RX FIFO size), MSB= */ + + UART_DATA_TX_FIFO_SIZE_LSB =3D 12, /**< (r/-): log2(RX FIFO size), LSB= */ + UART_DATA_TX_FIFO_SIZE_MSB =3D 15, /**< (r/-): log2(RX FIFO size), MSB= */ +}; +/**@}*/ + +static void neorv32_uart_update_irq(Neorv32UARTState *s) +{ + int cond =3D 0; + if ((s->ie & NEORV32_UART_IE_TXWM) || + ((s->ie & NEORV32_UART_IE_RXWM) && s->rx_fifo_len)) { + cond =3D 1; + } + if (cond) { + qemu_irq_raise(s->irq); + } else { + qemu_irq_lower(s->irq); + } +} + +static uint64_t +neorv32_uart_read(void *opaque, hwaddr addr, unsigned int size) +{ + Neorv32UARTState *s =3D opaque; + unsigned char r; + + switch (addr) { + case NEORV32_UART_CTRL: + if (s->rx_fifo_len) { + s->CTRL |=3D (1 << UART_CTRL_RX_NEMPTY); /* set data available= */ + } else { + s->CTRL &=3D ~(1 << UART_CTRL_RX_NEMPTY); /* clear data availa= ble */ + } + /* TODO: assuming here TX is always avalable, fix it. */ + s->CTRL |=3D (1 << UART_CTRL_TX_NFULL); /* set TX not full */ + + return s->CTRL; + + case NEORV32_UART_DATA: + if (s->rx_fifo_len) { + r =3D s->rx_fifo[0]; + memmove(s->rx_fifo, s->rx_fifo + 1, s->rx_fifo_len - 1); + s->rx_fifo_len--; + qemu_chr_fe_accept_input(&s->chr); + s->DATA =3D r; + + neorv32_uart_update_irq(s); /* TODO: check if need to call */ + return r; + } + } + + qemu_log_mask(LOG_GUEST_ERROR, "%s: bad read: addr =3D 0x%x\n", + __func__, (int)addr); + return 0; +} + + + +static void +neorv32_uart_write(void *opaque, hwaddr addr, uint64_t val64, unsigned int= size) +{ + Neorv32UARTState *s =3D opaque; + uint32_t value =3D val64; + unsigned char ch =3D value; + + /* TODO: check if need to update data and control bits */ + switch (addr) { + case NEORV32_UART_CTRL: + s->CTRL =3D value; + /* TODO: check if need to call, depending on IRQ flags */ + /* neorv32_uart_update_irq(s); */ + return; + case NEORV32_UART_DATA: + s->DATA =3D value; + qemu_chr_fe_write(&s->chr, &ch, 1); + /* neorv32_uart_update_irq(s); TODO: check if need to call */ + return; + } + + qemu_log_mask(LOG_GUEST_ERROR, "%s: bad write: addr =3D 0x%x v =3D 0x%= x\n", + __func__, (int)addr, (int)value); +} + +static const MemoryRegionOps neorv32_uart_ops =3D { + .read =3D neorv32_uart_read, + .write =3D neorv32_uart_write, + .endianness =3D DEVICE_NATIVE_ENDIAN, + .valid =3D { + .min_access_size =3D 4, + .max_access_size =3D 4 + } +}; + +static void neorv32_uart_init(Object *obj) +{ + SysBusDevice *sbd =3D SYS_BUS_DEVICE(obj); + Neorv32UARTState *s =3D NEORV32_UART(obj); + + memory_region_init_io(&s->mmio, OBJECT(s), &neorv32_uart_ops, s, + TYPE_NEORV32_UART, NEORV32_UART_IO_REGION_SIZE); + sysbus_init_mmio(sbd, &s->mmio); + sysbus_init_irq(sbd, &s->irq); +} + + +static void neorv32_uart_rx(void *opaque, const uint8_t *buf, int size) +{ + Neorv32UARTState *s =3D opaque; + + /* Got a byte. */ + if (s->rx_fifo_len >=3D sizeof(s->rx_fifo)) { + printf("WARNING: UART dropped char.\n"); + return; + } + s->rx_fifo[s->rx_fifo_len++] =3D *buf; + + neorv32_uart_update_irq(s); +} + +static int neorv32_uart_can_rx(void *opaque) +{ + Neorv32UARTState *s =3D opaque; + + return s->rx_fifo_len < sizeof(s->rx_fifo); +} + +static void neorv32_uart_event(void *opaque, QEMUChrEvent event) +{ +} + +static int neorv32_uart_be_change(void *opaque) +{ + Neorv32UARTState *s =3D opaque; + + qemu_chr_fe_set_handlers(&s->chr, neorv32_uart_can_rx, neorv32_uart_rx, + neorv32_uart_event, neorv32_uart_be_change, s, + NULL, true); + + return 0; +} + +static void neorv32_uart_realize(DeviceState *dev, Error **errp) +{ + Neorv32UARTState *s =3D NEORV32_UART(dev); + + qemu_chr_fe_set_handlers(&s->chr, neorv32_uart_can_rx, neorv32_uart_rx, + neorv32_uart_event, neorv32_uart_be_change, s, + NULL, true); +} + +static const VMStateDescription vmstate_neorv32_uart =3D { + .name =3D TYPE_NEORV32_UART, + .version_id =3D 1, + .minimum_version_id =3D 1, + .fields =3D (VMStateField[]) { + VMSTATE_UINT8_ARRAY(rx_fifo, Neorv32UARTState, + NEORV32_UART_RX_FIFO_SIZE), + VMSTATE_UINT8(rx_fifo_len, Neorv32UARTState), + VMSTATE_UINT32(ie, Neorv32UARTState), + VMSTATE_END_OF_LIST() + }, +}; + +static void neorv32_uart_reset_enter(Object *obj, ResetType type) +{ + Neorv32UARTState *s =3D NEORV32_UART(obj); + s->rx_fifo_len =3D 0; + s->ie =3D 0; +} + +static void neorv32_uart_reset_hold(Object *obj, ResetType type) +{ + Neorv32UARTState *s =3D NEORV32_UART(obj); + qemu_irq_lower(s->irq); +} + +static void neorv32_uart_class_init(ObjectClass *oc, const void *data) +{ + DeviceClass *dc =3D DEVICE_CLASS(oc); + ResettableClass *rc =3D RESETTABLE_CLASS(oc); + + dc->realize =3D neorv32_uart_realize; + dc->vmsd =3D &vmstate_neorv32_uart; + rc->phases.enter =3D neorv32_uart_reset_enter; + rc->phases.hold =3D neorv32_uart_reset_hold; + device_class_set_props(dc, neorv32_uart_properties); + set_bit(DEVICE_CATEGORY_INPUT, dc->categories); +} + +static const TypeInfo neorv32_uart_info =3D { + .name =3D TYPE_NEORV32_UART, + .parent =3D TYPE_SYS_BUS_DEVICE, + .instance_size =3D sizeof(Neorv32UARTState), + .instance_init =3D neorv32_uart_init, + .class_init =3D neorv32_uart_class_init, +}; + +static void neorv32_uart_register_types(void) +{ + type_register_static(&neorv32_uart_info); +} + +type_init(neorv32_uart_register_types) +/* + * Create UART device. + */ +Neorv32UARTState *neorv32_uart_create(MemoryRegion *address_space, hwaddr = base, + Chardev *chr) +{ + DeviceState *dev; + SysBusDevice *s; + bool succed =3D false; + + dev =3D qdev_new("riscv.neorv32.uart"); + + qdev_prop_set_chr(dev, "chardev", chr); + s =3D SYS_BUS_DEVICE(dev); + succed =3D sysbus_realize_and_unref(s, &error_fatal); + + if (succed) { + memory_region_add_subregion(address_space, base, + sysbus_mmio_get_region(s, 0)); + return NEORV32_UART(dev); + } else { + return NULL; + } +} /* neorv32_uart_create */ diff --git a/include/hw/char/neorv32_uart.h b/include/hw/char/neorv32_uart.h new file mode 100644 index 0000000000..fa33906724 --- /dev/null +++ b/include/hw/char/neorv32_uart.h @@ -0,0 +1,54 @@ +/* + * Neorv32-specific UART. + * + * Copyright (c) 2025 Michael Levit + * SPDX-License-Identifier: GPL-2.0-or-later + */ + +#ifndef HW_NEORV32_UART_H +#define HW_NEORV32_UART_H + +#include "chardev/char-fe.h" +#include "hw/qdev-properties.h" +#include "hw/sysbus.h" +#include "qom/object.h" + +#define TYPE_NEORV32_UART "riscv.neorv32.uart" +OBJECT_DECLARE_SIMPLE_TYPE(Neorv32UARTState, NEORV32_UART) + +#define QEMU_UART_DATA_RX_FIFO_SIZE_LSB 8 /* log2 RX FIFO size LSB */ +#define QEMU_UART_DATA_RX_FIFO_SIZE_MSB 11 /* log2 RX FIFO size MSB */ + +#define NEORV32_UART_RX_FIFO_SIZE 32 /* in HW it is 2048 + 256 =3D _MSB += _LSB */ + +enum { + NEORV32_UART_IE_TXWM =3D 1, /* Transmit watermark interrupt enable */ + NEORV32_UART_IE_RXWM =3D 2 /* Receive watermark interrupt enable */ +}; + +enum { + NEORV32_UART_IP_TXWM =3D 1, /* Transmit watermark interrupt pending */ + NEORV32_UART_IP_RXWM =3D 2 /* Receive watermark interrupt pending */ +}; + + + +struct Neorv32UARTState { + /*< private >*/ + SysBusDevice parent_obj; + + /*< public >*/ + qemu_irq irq; + MemoryRegion mmio; + CharFrontend chr; + uint8_t rx_fifo[NEORV32_UART_RX_FIFO_SIZE]; + uint8_t rx_fifo_len; + uint32_t ie; /* interrupt enable */ + uint32_t CTRL; + uint32_t DATA; +}; + +Neorv32UARTState *neorv32_uart_create(MemoryRegion *address_space, hwaddr = base, + Chardev *chr); + +#endif /* HW_NEORV32_UART_H */ --=20 2.51.1