From nobody Fri Nov 14 18:24:38 2025 Delivered-To: importer@patchew.org Authentication-Results: mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=pass(p=quarantine dis=none) header.from=redhat.com ARC-Seal: i=1; a=rsa-sha256; t=1760623414; cv=none; d=zohomail.com; s=zohoarc; b=Fox+phuW4XBNZnKkh9TzEqfZ0MzhWWFMAXEaCGf2RpkbKQ1EYay0elH/sdpS+/ASCGQQ60FFIXVjtk0QUIe1i3Ltj49trIJ0M/1s5/ktBUxJTA40rSmQYjLQlRRPNx1j5yFXnErM+Gjwkmyg5X4G1jSKUE3F0ALapKtUk+qLoVY= ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=zohomail.com; s=zohoarc; t=1760623414; h=Content-Transfer-Encoding:Date:Date:From:From:In-Reply-To:List-Subscribe:List-Post:List-Id:List-Archive:List-Help:List-Unsubscribe:MIME-Version:Message-ID:References:Sender:Subject:Subject:To:To:Message-Id:Reply-To:Cc; bh=ntVvVf8/M035uETjgq/33f4ABncTA+oJSQYYqx0UURM=; b=LHPtl43vSGnKupgiX99zV64T87lecASTjVZYOrtaZ2YL2EqRFokOV3lGFAaDZR/iUXZ9ZE0DKeQ35lufa+brtuDKweZFIRNMvD6fVSz5aIk0M78VLy9s/Pd4oADBK0/bA8tWENkHX6SwIbZQ2wVdyyBQ5cvUNMsYucsBPo9t914= ARC-Authentication-Results: i=1; mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=pass header.from= (p=quarantine dis=none) Return-Path: Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) by mx.zohomail.com with SMTPS id 1760623414134383.27119643811534; Thu, 16 Oct 2025 07:03:34 -0700 (PDT) Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1v9OXt-0002hE-9F; Thu, 16 Oct 2025 10:01:34 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1v9OXr-0002gm-9x for qemu-devel@nongnu.org; Thu, 16 Oct 2025 10:01:31 -0400 Received: from us-smtp-delivery-124.mimecast.com ([170.10.133.124]) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1v9OXj-0006uk-Sx for qemu-devel@nongnu.org; Thu, 16 Oct 2025 10:01:30 -0400 Received: from mx-prod-mc-06.mail-002.prod.us-west-2.aws.redhat.com (ec2-35-165-154-97.us-west-2.compute.amazonaws.com [35.165.154.97]) by relay.mimecast.com with ESMTP with STARTTLS (version=TLSv1.3, cipher=TLS_AES_256_GCM_SHA384) id us-mta-94-xAfkGN8PO1GZv_wp7S5tqg-1; Thu, 16 Oct 2025 10:01:13 -0400 Received: from mx-prod-int-01.mail-002.prod.us-west-2.aws.redhat.com (mx-prod-int-01.mail-002.prod.us-west-2.aws.redhat.com [10.30.177.4]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (2048 bits) server-digest SHA256) (No client certificate requested) by mx-prod-mc-06.mail-002.prod.us-west-2.aws.redhat.com (Postfix) with ESMTPS id 295B1180A229; Thu, 16 Oct 2025 14:01:11 +0000 (UTC) Received: from laptop.redhat.com (unknown [10.44.32.238]) by mx-prod-int-01.mail-002.prod.us-west-2.aws.redhat.com (Postfix) with ESMTP id 233EE30001BC; Thu, 16 Oct 2025 14:01:06 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=redhat.com; s=mimecast20190719; t=1760623276; h=from:from:reply-to:subject:subject:date:date:message-id:message-id: to:to:cc:mime-version:mime-version: content-transfer-encoding:content-transfer-encoding: in-reply-to:in-reply-to:references:references; bh=ntVvVf8/M035uETjgq/33f4ABncTA+oJSQYYqx0UURM=; b=efxmGSIpuFWn7/VzmOF7WRb7pvyqao6CCQwaNRbmnK6FPjzem3JyICMCRIGPab/f7kFt5+ X6cLcLk/zRJZzhZDXwoULVvkQlr/5yctoJ5jhYuOInD4JNM2WBndZANEBYj4efIPa/ju1W 5AiYkpJcqxqb0fWQSJONlh73lNZwYNA= X-MC-Unique: xAfkGN8PO1GZv_wp7S5tqg-1 X-Mimecast-MFC-AGG-ID: xAfkGN8PO1GZv_wp7S5tqg_1760623271 From: Eric Auger To: eric.auger.pro@gmail.com, eric.auger@redhat.com, qemu-devel@nongnu.org, qemu-arm@nongnu.org, peter.maydell@linaro.org, cohuck@redhat.com, maz@kernel.org, oliver.upton@linux.dev, sebott@redhat.com, gshan@redhat.com, ddutile@redhat.com, peterx@redhat.com, philmd@linaro.org, pbonzini@redhat.com Subject: [RESEND PATCH 5/7] target/arm/cpu: Implement hide_reg callback() Date: Thu, 16 Oct 2025 15:59:50 +0200 Message-ID: <20251016140039.250111-6-eric.auger@redhat.com> In-Reply-To: <20251016140039.250111-1-eric.auger@redhat.com> References: <20251016140039.250111-1-eric.auger@redhat.com> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-Scanned-By: MIMEDefang 3.4.1 on 10.30.177.4 Received-SPF: pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; envelope-from=qemu-devel-bounces+importer=patchew.org@nongnu.org; helo=lists.gnu.org; Received-SPF: pass client-ip=170.10.133.124; envelope-from=eric.auger@redhat.com; helo=us-smtp-delivery-124.mimecast.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIMWL_WL_HIGH=-0.001, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, RCVD_IN_MSPIKE_H3=0.001, RCVD_IN_MSPIKE_WL=0.001, RCVD_IN_VALIDITY_CERTIFIED_BLOCKED=0.001, RCVD_IN_VALIDITY_RPBL_BLOCKED=0.001, SPF_PASS=-0.001, T_SPF_HELO_TEMPERROR=0.01 autolearn=unavailable autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+importer=patchew.org@nongnu.org Sender: qemu-devel-bounces+importer=patchew.org@nongnu.org X-ZohoMail-DKIM: pass (identity @redhat.com) X-ZM-MESSAGEID: 1760623415101154100 Content-Type: text/plain; charset="utf-8" Checks if the register is hidden. Signed-off-by: Eric Auger --- target/arm/cpu.h | 2 ++ target/arm/cpu.c | 12 ++++++++++++ target/arm/kvm.c | 23 ++--------------------- 3 files changed, 16 insertions(+), 21 deletions(-) diff --git a/target/arm/cpu.h b/target/arm/cpu.h index 30d59a51d6..3ae4d65422 100644 --- a/target/arm/cpu.h +++ b/target/arm/cpu.h @@ -2687,4 +2687,6 @@ static inline bool is_fake_reg(ARMCPU *cpu, uint64_t = regidx) #define LOG2_TAG_GRANULE 4 #define TAG_GRANULE (1 << LOG2_TAG_GRANULE) =20 +bool arm_cpu_hide_reg(CPUState *s, uint64_t regidx); + #endif diff --git a/target/arm/cpu.c b/target/arm/cpu.c index 3b556f1404..60eee82742 100644 --- a/target/arm/cpu.c +++ b/target/arm/cpu.c @@ -2366,6 +2366,17 @@ static const TCGCPUOps arm_tcg_ops =3D { }; #endif /* CONFIG_TCG */ =20 +bool arm_cpu_hide_reg(CPUState *s, uint64_t regidx) +{ + ARMCPU *cpu =3D ARM_CPU(s); + for (int i =3D 0; i < cpu->nr_kvm_hidden_regs; i++) { + if (cpu->kvm_hidden_regs[i] =3D=3D regidx) { + return true; + } + } + return false; +} + static void arm_cpu_class_init(ObjectClass *oc, const void *data) { ARMCPUClass *acc =3D ARM_CPU_CLASS(oc); @@ -2394,6 +2405,7 @@ static void arm_cpu_class_init(ObjectClass *oc, const= void *data) cc->gdb_get_core_xml_file =3D arm_gdb_get_core_xml_file; cc->gdb_stop_before_watchpoint =3D true; cc->disas_set_info =3D arm_disas_set_info; + cc->hide_reg =3D arm_cpu_hide_reg; =20 #ifdef CONFIG_TCG cc->tcg_ops =3D &arm_tcg_ops; diff --git a/target/arm/kvm.c b/target/arm/kvm.c index 7551c43e79..1a95e2c667 100644 --- a/target/arm/kvm.c +++ b/target/arm/kvm.c @@ -754,25 +754,6 @@ static bool kvm_arm_reg_syncs_via_cpreg_list(uint64_t = regidx) } } =20 -/** - * kvm_vcpu_compat_hidden_reg: - * @cpu: ARMCPU - * @regidx: index of the register to check - * - * Depending on the CPU compat returns true if @regidx must be - * ignored during sync & migration - */ -static inline bool -kvm_vcpu_compat_hidden_reg(ARMCPU *cpu, uint64_t regidx) -{ - for (int i =3D 0; i < cpu->nr_kvm_hidden_regs; i++) { - if (cpu->kvm_hidden_regs[i] =3D=3D regidx) { - return true; - } - } - return false; -} - /** * kvm_arm_init_cpreg_list: * @cpu: ARMCPU @@ -834,7 +815,7 @@ static int kvm_arm_init_cpreg_list(ARMCPU *cpu) uint64_t regidx =3D rlp->reg[i]; =20 if (!kvm_arm_reg_syncs_via_cpreg_list(regidx) || - kvm_vcpu_compat_hidden_reg(cpu, regidx)) { + arm_cpu_hide_reg(&cpu->parent_obj, regidx)) { continue; } switch (rlp->reg[i] & KVM_REG_SIZE_MASK) { @@ -867,7 +848,7 @@ static int kvm_arm_init_cpreg_list(ARMCPU *cpu) if (!kvm_arm_reg_syncs_via_cpreg_list(regidx)) { continue; } - if (kvm_vcpu_compat_hidden_reg(cpu, regidx)) { + if (arm_cpu_hide_reg(&cpu->parent_obj, regidx)) { trace_kvm_arm_init_cpreg_list_skip_hidden_reg(rlp->reg[i]); continue; } --=20 2.49.0