From nobody Fri Nov 14 21:07:08 2025 Delivered-To: importer@patchew.org Authentication-Results: mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=pass(p=none dis=none) header.from=linaro.org ARC-Seal: i=1; a=rsa-sha256; t=1760618043; cv=none; d=zohomail.com; s=zohoarc; b=FNTJ1M0uLe8/av/fP8RsApU3D4K3Oo3HewGbx65pBH80Ad8BrHjDJgN/syluXVgq9dTwIaiwTJC+7pTpZqrM6LFOholH7OSVSud/KoAMI9kX7murlrXvtfYT/wUy5IY+O4KNshxzpTo8mIZs2fahmaweBjjOc37piW9IkFd6nKg= ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=zohomail.com; s=zohoarc; t=1760618043; h=Content-Type:Content-Transfer-Encoding:Date:Date:From:From:In-Reply-To:List-Subscribe:List-Post:List-Id:List-Archive:List-Help:List-Unsubscribe:MIME-Version:Message-ID:References:Sender:Subject:Subject:To:To:Message-Id:Reply-To:Cc; bh=Z/AnFA7qi7UiXgTuUDrl9YnO3BLM4ypc9TZL7BjXdRo=; b=YA96RixoJF39IYJH1bDnoX84TdE8hWG8cnM/34wbZPa0xgC65Xb8GRYcQ8oXGHmXzlOq9t/xZdXCu+Hu0ZteeXyTjFQr+1OKC5WX86EOKs/im5rzn0UJBBxnXUBg0n+/0FWRKpllz9Pw3GCPY0zKj6kmMe39npq16Lpo85RINs0= ARC-Authentication-Results: i=1; mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=pass header.from= (p=none dis=none) Return-Path: Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) by mx.zohomail.com with SMTPS id 1760618043536154.71067293142107; Thu, 16 Oct 2025 05:34:03 -0700 (PDT) Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1v9My8-0004ss-3k; Thu, 16 Oct 2025 08:20:34 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1v9Mx6-0003el-IC for qemu-devel@nongnu.org; Thu, 16 Oct 2025 08:19:29 -0400 Received: from mail-wm1-x332.google.com ([2a00:1450:4864:20::332]) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1v9Mww-0008VE-Dh for qemu-devel@nongnu.org; Thu, 16 Oct 2025 08:19:27 -0400 Received: by mail-wm1-x332.google.com with SMTP id 5b1f17b1804b1-46e2826d5c6so6128295e9.1 for ; Thu, 16 Oct 2025 05:19:12 -0700 (PDT) Received: from localhost.localdomain (88-187-86-199.subs.proxad.net. [88.187.86.199]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-4710f289daasm18225805e9.6.2025.10.16.05.19.07 for (version=TLS1_3 cipher=TLS_CHACHA20_POLY1305_SHA256 bits=256/256); Thu, 16 Oct 2025 05:19:07 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1760617148; x=1761221948; darn=nongnu.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:to:from:from:to:cc:subject:date:message-id :reply-to; bh=Z/AnFA7qi7UiXgTuUDrl9YnO3BLM4ypc9TZL7BjXdRo=; b=wus8p6eNR4AgwJJ9T/teVCbKAzxXiOg3TgW3Q3Ja0UCSF162BEQDkvVdiku+38L6I2 2Xw6w4iv2TyztfHBCJCWuBIbgPDPhvPmJrLtjLDptHeJHfv4DrdEpCIhFsHRtL9faNne l3l0SyjdNcRN8dVUOt9M3bHsCDZZBLPFm00DHngQAf2rysuX/klRwr1d/6+a3t2/PiBh 6zAKJJyJ/i1g4kqPonsEmTxcHBnOE4h2ufNt8oDURHZZKfMfmWetiuj8fR4T6E1gQ0v8 SKhMj9Rr49sqFKsFShYl3iOKTL22DJFKxjhpfIHaUm0PwrHzIWTa+mbgNaWGlbyZsAdq bxfg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1760617148; x=1761221948; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=Z/AnFA7qi7UiXgTuUDrl9YnO3BLM4ypc9TZL7BjXdRo=; b=KW84GkD0VI1nVr932e61b0YA5fAvIQZpr4CNVF2AtmQbmun+QSnLoWKELgtjXXMJnx +7l/fDsicumKX0g5Do1B/5ZJ8/NCtSt4bs6KQgVj/WFBd5FUpOfCNYebviIpM6MMOq+G mpW54Lj2G/W7Z4aYCngQHcn4YGWYpb4ZMU7yDANNt4mQyViZZAjR8I5dgwu8wiHO25M6 h9Vn4yurVbHFIB3nAF53VGAWl0hTzKeeR18inMPGX9ETA/QeMKiGa8UYsuJwxLEXuP15 j+gRfvEBvZkhDPEYGeesoPwAg1eWN5FYfT+GrzqyyUCk6gN+a+mwoaKg8KRbwxduXQQa 3Fdw== X-Gm-Message-State: AOJu0YyKgVPkH8Eux8ZCl1ATuhP/zPcokxsS9+XbEfa/XB91xlxvxDPv jou21Y9PPlFteJgSIdtWkOG+vNdc6zn2b3PjJQw89jVbL/r96fMwHdgyL19GMWbwOxuzXdTf6Cg Q1kNMdlY= X-Gm-Gg: ASbGncv9+1Y4BVfAbGUPfC7LOOhImUzF6Of73W0KomO3qDP7vVCu9D2i3GGHeTdZ/3k x9G15bOotIbi0EMER7sd2piLCL8UgxoGlS+o0dxfOBIEXH9d8GqiP5lke30PhS9ggT5GE9PFFMQ bwD6a9AvEGm0WbW7BhOA+4ySNiiBwebNYxjD3Yn2gmWPGrq6IBXSlrV4eNkO4djnvpmbfnAOlZU F8Rdip/bcynR8jfzZeSyM1kavdYZY4I0+acK7d/Gn82lcLq7ysU77AkMpdFjFFe7IyapDaAf3gy x35lxy4KGnlTw4h6yEgaGQI7AgrpqAKcr3hB6M7bWTN8UEDF1fC8tlZnS57wdWr/o16rDGXsBI0 HwSjiL7neBfWyFg4eYShX5cysrQ7xwFypgMGoul6BaBEfpzFw/o3Pr8vFS+YUD9wQbaqC2YYZhd PcTxxM1E79RjiOGxCiGPDZAQcwuhZDbFStFlv7YJwOS/14F2Swg1QiZsMrXhS84let X-Google-Smtp-Source: AGHT+IGMWu2CL9KiGbkIBcL2gGg3lsoFk5gOKrsTNfMc/f5fZyRs3jIYOJUPqksShYDHvetTu8c4Uw== X-Received: by 2002:a05:600c:c162:b0:46e:4a60:ea2c with SMTP id 5b1f17b1804b1-46fa9b17e57mr244336905e9.37.1760617148450; Thu, 16 Oct 2025 05:19:08 -0700 (PDT) From: =?UTF-8?q?Philippe=20Mathieu-Daud=C3=A9?= To: qemu-devel@nongnu.org Subject: [PULL 46/75] target/rx: Propagate DisasContext to gen_ld[u]() and gen_st() Date: Thu, 16 Oct 2025 14:15:02 +0200 Message-ID: <20251016121532.14042-47-philmd@linaro.org> X-Mailer: git-send-email 2.51.0 In-Reply-To: <20251016121532.14042-1-philmd@linaro.org> References: <20251016121532.14042-1-philmd@linaro.org> MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Received-SPF: pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; envelope-from=qemu-devel-bounces+importer=patchew.org@nongnu.org; helo=lists.gnu.org; Received-SPF: pass client-ip=2a00:1450:4864:20::332; envelope-from=philmd@linaro.org; helo=mail-wm1-x332.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, T_SPF_TEMPERROR=0.01 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+importer=patchew.org@nongnu.org Sender: qemu-devel-bounces+importer=patchew.org@nongnu.org X-ZohoMail-DKIM: pass (identity @linaro.org) X-ZM-MESSAGEID: 1760618044852154100 Signed-off-by: Philippe Mathieu-Daud=C3=A9 Reviewed-by: Richard Henderson Message-Id: <20251009151607.26278-6-philmd@linaro.org> --- target/rx/translate.c | 64 +++++++++++++++++++++---------------------- 1 file changed, 32 insertions(+), 32 deletions(-) diff --git a/target/rx/translate.c b/target/rx/translate.c index 912daaf9fb6..3c7bcc9933d 100644 --- a/target/rx/translate.c +++ b/target/rx/translate.c @@ -161,19 +161,19 @@ static void gen_goto_tb(DisasContext *dc, unsigned tb= _slot_idx, vaddr dest) } =20 /* generic load wrapper */ -static inline void rx_gen_ld(MemOp size, TCGv reg, TCGv mem) +static inline void rx_gen_ld(DisasContext *ctx, MemOp size, TCGv reg, TCGv= mem) { tcg_gen_qemu_ld_i32(reg, mem, 0, size | MO_SIGN | MO_TE); } =20 /* unsigned load wrapper */ -static inline void rx_gen_ldu(MemOp size, TCGv reg, TCGv mem) +static inline void rx_gen_ldu(DisasContext *ctx, MemOp size, TCGv reg, TCG= v mem) { tcg_gen_qemu_ld_i32(reg, mem, 0, size | MO_TE); } =20 /* generic store wrapper */ -static inline void rx_gen_st(MemOp size, TCGv reg, TCGv mem) +static inline void rx_gen_st(DisasContext *ctx, MemOp size, TCGv reg, TCGv= mem) { tcg_gen_qemu_st_i32(reg, mem, 0, size | MO_TE); } @@ -417,12 +417,12 @@ static void move_to_cr(DisasContext *ctx, TCGv val, i= nt cr) static void push(DisasContext *ctx, TCGv val) { tcg_gen_subi_i32(cpu_sp, cpu_sp, 4); - rx_gen_st(MO_32, val, cpu_sp); + rx_gen_st(ctx, MO_32, val, cpu_sp); } =20 static void pop(DisasContext *ctx, TCGv ret) { - rx_gen_ld(MO_32, ret, cpu_sp); + rx_gen_ld(ctx, MO_32, ret, cpu_sp); tcg_gen_addi_i32(cpu_sp, cpu_sp, 4); } =20 @@ -432,7 +432,7 @@ static bool trans_MOV_rm(DisasContext *ctx, arg_MOV_rm = *a) TCGv mem; mem =3D tcg_temp_new(); tcg_gen_addi_i32(mem, cpu_regs[a->rd], a->dsp << a->sz); - rx_gen_st(a->sz, cpu_regs[a->rs], mem); + rx_gen_st(ctx, a->sz, cpu_regs[a->rs], mem); return true; } =20 @@ -442,7 +442,7 @@ static bool trans_MOV_mr(DisasContext *ctx, arg_MOV_mr = *a) TCGv mem; mem =3D tcg_temp_new(); tcg_gen_addi_i32(mem, cpu_regs[a->rs], a->dsp << a->sz); - rx_gen_ld(a->sz, cpu_regs[a->rd], mem); + rx_gen_ld(ctx, a->sz, cpu_regs[a->rd], mem); return true; } =20 @@ -463,7 +463,7 @@ static bool trans_MOV_im(DisasContext *ctx, arg_MOV_im = *a) imm =3D tcg_constant_i32(a->imm); mem =3D tcg_temp_new(); tcg_gen_addi_i32(mem, cpu_regs[a->rd], a->dsp << a->sz); - rx_gen_st(a->sz, imm, mem); + rx_gen_st(ctx, a->sz, imm, mem); return true; } =20 @@ -473,7 +473,7 @@ static bool trans_MOV_ar(DisasContext *ctx, arg_MOV_ar = *a) TCGv mem; mem =3D tcg_temp_new(); rx_gen_regindex(ctx, mem, a->sz, a->ri, a->rb); - rx_gen_ld(a->sz, cpu_regs[a->rd], mem); + rx_gen_ld(ctx, a->sz, cpu_regs[a->rd], mem); return true; } =20 @@ -483,7 +483,7 @@ static bool trans_MOV_ra(DisasContext *ctx, arg_MOV_ra = *a) TCGv mem; mem =3D tcg_temp_new(); rx_gen_regindex(ctx, mem, a->sz, a->ri, a->rb); - rx_gen_st(a->sz, cpu_regs[a->rs], mem); + rx_gen_st(ctx, a->sz, cpu_regs[a->rs], mem); return true; } =20 @@ -505,18 +505,18 @@ static bool trans_MOV_mm(DisasContext *ctx, arg_MOV_m= m *a) if (a->lds =3D=3D 3) { /* mov. rs,dsp[rd] */ addr =3D rx_index_addr(ctx, mem, a->ldd, a->sz, a->rs); - rx_gen_st(a->sz, cpu_regs[a->rd], addr); + rx_gen_st(ctx, a->sz, cpu_regs[a->rd], addr); } else if (a->ldd =3D=3D 3) { /* mov. dsp[rs],rd */ addr =3D rx_index_addr(ctx, mem, a->lds, a->sz, a->rs); - rx_gen_ld(a->sz, cpu_regs[a->rd], addr); + rx_gen_ld(ctx, a->sz, cpu_regs[a->rd], addr); } else { /* mov. dsp[rs],dsp[rd] */ tmp =3D tcg_temp_new(); addr =3D rx_index_addr(ctx, mem, a->lds, a->sz, a->rs); - rx_gen_ld(a->sz, tmp, addr); + rx_gen_ld(ctx, a->sz, tmp, addr); addr =3D rx_index_addr(ctx, mem, a->ldd, a->sz, a->rd); - rx_gen_st(a->sz, tmp, addr); + rx_gen_st(ctx, a->sz, tmp, addr); } return true; } @@ -531,7 +531,7 @@ static bool trans_MOV_rp(DisasContext *ctx, arg_MOV_rp = *a) if (a->ad =3D=3D 1) { tcg_gen_subi_i32(cpu_regs[a->rd], cpu_regs[a->rd], 1 << a->sz); } - rx_gen_st(a->sz, val, cpu_regs[a->rd]); + rx_gen_st(ctx, a->sz, val, cpu_regs[a->rd]); if (a->ad =3D=3D 0) { tcg_gen_addi_i32(cpu_regs[a->rd], cpu_regs[a->rd], 1 << a->sz); } @@ -547,7 +547,7 @@ static bool trans_MOV_pr(DisasContext *ctx, arg_MOV_pr = *a) if (a->ad =3D=3D 1) { tcg_gen_subi_i32(cpu_regs[a->rd], cpu_regs[a->rd], 1 << a->sz); } - rx_gen_ld(a->sz, val, cpu_regs[a->rd]); + rx_gen_ld(ctx, a->sz, val, cpu_regs[a->rd]); if (a->ad =3D=3D 0) { tcg_gen_addi_i32(cpu_regs[a->rd], cpu_regs[a->rd], 1 << a->sz); } @@ -562,7 +562,7 @@ static bool trans_MOVU_mr(DisasContext *ctx, arg_MOVU_m= r *a) TCGv mem; mem =3D tcg_temp_new(); tcg_gen_addi_i32(mem, cpu_regs[a->rs], a->dsp << a->sz); - rx_gen_ldu(a->sz, cpu_regs[a->rd], mem); + rx_gen_ldu(ctx, a->sz, cpu_regs[a->rd], mem); return true; } =20 @@ -579,7 +579,7 @@ static bool trans_MOVU_ar(DisasContext *ctx, arg_MOVU_a= r *a) TCGv mem; mem =3D tcg_temp_new(); rx_gen_regindex(ctx, mem, a->sz, a->ri, a->rb); - rx_gen_ldu(a->sz, cpu_regs[a->rd], mem); + rx_gen_ldu(ctx, a->sz, cpu_regs[a->rd], mem); return true; } =20 @@ -592,7 +592,7 @@ static bool trans_MOVU_pr(DisasContext *ctx, arg_MOVU_p= r *a) if (a->ad =3D=3D 1) { tcg_gen_subi_i32(cpu_regs[a->rd], cpu_regs[a->rd], 1 << a->sz); } - rx_gen_ldu(a->sz, val, cpu_regs[a->rd]); + rx_gen_ldu(ctx, a->sz, val, cpu_regs[a->rd]); if (a->ad =3D=3D 0) { tcg_gen_addi_i32(cpu_regs[a->rd], cpu_regs[a->rd], 1 << a->sz); } @@ -647,7 +647,7 @@ static bool trans_PUSH_r(DisasContext *ctx, arg_PUSH_r = *a) val =3D tcg_temp_new(); tcg_gen_mov_i32(val, cpu_regs[a->rs]); tcg_gen_subi_i32(cpu_sp, cpu_sp, 4); - rx_gen_st(a->sz, val, cpu_sp); + rx_gen_st(ctx, a->sz, val, cpu_sp); return true; } =20 @@ -658,9 +658,9 @@ static bool trans_PUSH_m(DisasContext *ctx, arg_PUSH_m = *a) mem =3D tcg_temp_new(); val =3D tcg_temp_new(); addr =3D rx_index_addr(ctx, mem, a->ld, a->sz, a->rs); - rx_gen_ld(a->sz, val, addr); + rx_gen_ld(ctx, a->sz, val, addr); tcg_gen_subi_i32(cpu_sp, cpu_sp, 4); - rx_gen_st(a->sz, val, cpu_sp); + rx_gen_st(ctx, a->sz, val, cpu_sp); return true; } =20 @@ -761,7 +761,7 @@ static bool trans_SCCnd(DisasContext *ctx, arg_SCCnd *a) mem =3D tcg_temp_new(); tcg_gen_setcondi_i32(dc.cond, val, dc.value, 0); addr =3D rx_index_addr(ctx, mem, a->sz, a->ld, a->rd); - rx_gen_st(a->sz, val, addr); + rx_gen_st(ctx, a->sz, val, addr); } else { tcg_gen_setcondi_i32(dc.cond, cpu_regs[a->rd], dc.value, 0); } @@ -1898,25 +1898,25 @@ static void rx_bsetm(DisasContext *ctx, TCGv mem, T= CGv mask) { TCGv val; val =3D tcg_temp_new(); - rx_gen_ld(MO_8, val, mem); + rx_gen_ld(ctx, MO_8, val, mem); tcg_gen_or_i32(val, val, mask); - rx_gen_st(MO_8, val, mem); + rx_gen_st(ctx, MO_8, val, mem); } =20 static void rx_bclrm(DisasContext *ctx, TCGv mem, TCGv mask) { TCGv val; val =3D tcg_temp_new(); - rx_gen_ld(MO_8, val, mem); + rx_gen_ld(ctx, MO_8, val, mem); tcg_gen_andc_i32(val, val, mask); - rx_gen_st(MO_8, val, mem); + rx_gen_st(ctx, MO_8, val, mem); } =20 static void rx_btstm(DisasContext *ctx, TCGv mem, TCGv mask) { TCGv val; val =3D tcg_temp_new(); - rx_gen_ld(MO_8, val, mem); + rx_gen_ld(ctx, MO_8, val, mem); tcg_gen_and_i32(val, val, mask); tcg_gen_setcondi_i32(TCG_COND_NE, cpu_psw_c, val, 0); tcg_gen_mov_i32(cpu_psw_z, cpu_psw_c); @@ -1926,9 +1926,9 @@ static void rx_bnotm(DisasContext *ctx, TCGv mem, TCG= v mask) { TCGv val; val =3D tcg_temp_new(); - rx_gen_ld(MO_8, val, mem); + rx_gen_ld(ctx, MO_8, val, mem); tcg_gen_xor_i32(val, val, mask); - rx_gen_st(MO_8, val, mem); + rx_gen_st(ctx, MO_8, val, mem); } =20 static void rx_bsetr(DisasContext *ctx, TCGv reg, TCGv mask) @@ -2023,9 +2023,9 @@ static bool trans_BMCnd_im(DisasContext *ctx, arg_BMC= nd_im *a) val =3D tcg_temp_new(); mem =3D tcg_temp_new(); addr =3D rx_index_addr(ctx, mem, a->ld, MO_8, a->rd); - rx_gen_ld(MO_8, val, addr); + rx_gen_ld(ctx, MO_8, val, addr); bmcnd_op(val, a->cd, a->imm); - rx_gen_st(MO_8, val, addr); + rx_gen_st(ctx, MO_8, val, addr); return true; } =20 --=20 2.51.0