From nobody Sun Sep 28 17:06:25 2025 Delivered-To: importer@patchew.org Authentication-Results: mx.zohomail.com; dkim=pass header.i=@intel.com; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=pass(p=none dis=none) header.from=intel.com ARC-Seal: i=1; a=rsa-sha256; t=1758011776; cv=none; d=zohomail.com; s=zohoarc; b=EHqwcmiXkc8yn0iBV4uqS42ZKy3fJR12YgvOu3KzKlfI13/at5RrJgxmVUVs8nOblavSAW57Ru82ouaau/WxWtKwoHyIfvuIdMn6own9WZU7sp0lD5LZDj3c/e2OthgdbJCotzL0ktFxgAUTUQvxiQIrv3Y1fiqYQ8RWtLGqUq4= ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=zohomail.com; s=zohoarc; t=1758011776; h=Content-Transfer-Encoding:Cc:Cc:Date:Date:From:From:In-Reply-To:List-Subscribe:List-Post:List-Id:List-Archive:List-Help:List-Unsubscribe:MIME-Version:Message-ID:References:Sender:Subject:Subject:To:To:Message-Id:Reply-To; bh=zyCw5G9hfIzlcwm3i9gYHtIZiSBpZPTee2sXIRW71cI=; b=AKKQ2z9+3zJsvn0f+shaG2fz8GiVHhwNSWid5xuQPfJtHq8jNILFNOMZkIoyeIs1JAQsR06aS8cgnpo3b1tqTPQeGOWJAaPTv8Q2uRnHPVylamZA3Oc3j0an69NdcJeuPkYFE/X3moYt0owbTJQdAjL2Sekm0kLjJvRhYFVqWuY= ARC-Authentication-Results: i=1; mx.zohomail.com; dkim=pass header.i=@intel.com; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=pass header.from= (p=none dis=none) Return-Path: Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) by mx.zohomail.com with SMTPS id 175801177661452.72253535896971; Tue, 16 Sep 2025 01:36:16 -0700 (PDT) Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1uyR9F-0006xn-CN; Tue, 16 Sep 2025 04:34:49 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1uyR9A-0006sW-Pk; Tue, 16 Sep 2025 04:34:44 -0400 Received: from mgamail.intel.com ([198.175.65.10]) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1uyR96-0005zx-4A; Tue, 16 Sep 2025 04:34:44 -0400 Received: from orviesa007.jf.intel.com ([10.64.159.147]) by orvoesa102.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 16 Sep 2025 01:34:26 -0700 Received: from liuzhao-optiplex-7080.sh.intel.com ([10.239.160.39]) by orviesa007.jf.intel.com with ESMTP; 16 Sep 2025 01:34:24 -0700 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1758011680; x=1789547680; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=JU7XScpelzyROakpaKr5C6kcia1NQZA7tGcllOsCJmM=; b=LB+kfExX7PfCNVqpUH4yFkwgbHW5WuaKI+GQYD7ydhTlctaIn9pTpd9Q k8DLM7KScJWnQoe8K66rlcXTAyx4XIc84qFpQL9y3OEKvKbW1iFhDtUif g+w708GxUrPfjLuLSozsQiEk3r8VeWh2dBS99k2pQTEQKWFjosG1E1pIt 8K3rAcP8d1VVIoFwSui5IfbsK4HAggVqkNmVlJLIvUSapRnmy3/50edqu STXUm3Mf5VaZPyPCLby44wSAohcb0kI7q4YWgUcuqGqcp3JuavFRSZlbb OOy7WgyWQPja+IUlKoT5C+tm2aOI7VvEvC6VHbFlJwfpa0Rdg74R/XwF5 g==; X-CSE-ConnectionGUID: Fwyi6V+FQn+y5R0v8Scp3A== X-CSE-MsgGUID: ssRpXlkRRI+xr2mOlXiUMQ== X-IronPort-AV: E=McAfee;i="6800,10657,11554"; a="77725195" X-IronPort-AV: E=Sophos;i="6.18,268,1751266800"; d="scan'208";a="77725195" X-CSE-ConnectionGUID: TsX6C8beSwq2K765Sf3F9Q== X-CSE-MsgGUID: cRVVQ2rkSo+6EIVPy04GIg== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="6.18,268,1751266800"; d="scan'208";a="174691110" From: Zhao Liu To: Paolo Bonzini , Manos Pitsidianakis Cc: qemu-devel@nongnu.org, qemu-rust@nongnu.org, Zhao Liu Subject: [PATCH 09/12] rust/qdev: Support bit property in #property macro Date: Tue, 16 Sep 2025 16:55:54 +0800 Message-Id: <20250916085557.2008344-10-zhao1.liu@intel.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20250916085557.2008344-1-zhao1.liu@intel.com> References: <20250916085557.2008344-1-zhao1.liu@intel.com> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Received-SPF: pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; envelope-from=qemu-devel-bounces+importer=patchew.org@nongnu.org; helo=lists.gnu.org; Received-SPF: pass client-ip=198.175.65.10; envelope-from=zhao1.liu@intel.com; helo=mgamail.intel.com X-Spam_score_int: -43 X-Spam_score: -4.4 X-Spam_bar: ---- X-Spam_report: (-4.4 / 5.0 requ) BAYES_00=-1.9, DKIMWL_WL_HIGH=-0.035, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_MED=-2.3, RCVD_IN_VALIDITY_CERTIFIED_BLOCKED=0.001, RCVD_IN_VALIDITY_RPBL_BLOCKED=0.001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+importer=patchew.org@nongnu.org Sender: qemu-devel-bounces+importer=patchew.org@nongnu.org X-ZohoMail-DKIM: pass (identity @intel.com) X-ZM-MESSAGEID: 1758011778358116600 Content-Type: text/plain; charset="utf-8" Add BIT_INFO to QDevProp trait, so that bit related property info could be bound to u32 & u64. Then add "bit=3D*" field in #property attributes macro to allow device to configure bit property. In addtion, convert the #property field parsing from `if-else` pattern to `match` pattern, to help readability. And note, the `bitnr` member of `Property` struct is generated by manual TokenStream construction, instead of conditional repetition (like #(bitnr: #bitnr,)?) since `quote` doesn't support this. Signed-off-by: Zhao Liu --- rust/hw/core/src/qdev.rs | 15 +++++--- rust/qemu-macros/src/lib.rs | 77 +++++++++++++++++++++++++------------ 2 files changed, 62 insertions(+), 30 deletions(-) diff --git a/rust/hw/core/src/qdev.rs b/rust/hw/core/src/qdev.rs index b57dc05ebb0e..a8cd9e3c2fd5 100644 --- a/rust/hw/core/src/qdev.rs +++ b/rust/hw/core/src/qdev.rs @@ -109,8 +109,8 @@ pub trait ResettablePhasesImpl { /// /// # Safety /// -/// This trait is marked as `unsafe` because `BASE_INFO` must be a valid r= aw -/// reference to a [`bindings::PropertyInfo`]. +/// This trait is marked as `unsafe` because `BASE_INFO` and `BIT_INFO` mu= st be +/// the valid raw references to [`bindings::PropertyInfo`]. /// /// Note we could not use a regular reference: /// @@ -132,13 +132,18 @@ pub trait ResettablePhasesImpl { /// [`bindings::PropertyInfo`] pointer for the trait implementation to be = safe. pub unsafe trait QDevProp { const BASE_INFO: *const bindings::PropertyInfo; + const BIT_INFO: *const bindings::PropertyInfo =3D { + panic!("invalid type for bit property"); + }; } =20 macro_rules! impl_qdev_prop { - ($type:ty,$info:ident) =3D> { + ($type:ty,$info:ident$(, $bit_info:ident)?) =3D> { unsafe impl $crate::qdev::QDevProp for $type { const BASE_INFO: *const $crate::bindings::PropertyInfo =3D addr_of!($crate::bindings::$info); + $(const BIT_INFO: *const $crate::bindings::PropertyInfo =3D + addr_of!($crate::bindings::$bit_info);)? } }; } @@ -146,8 +151,8 @@ unsafe impl $crate::qdev::QDevProp for $type { impl_qdev_prop!(bool, qdev_prop_bool); impl_qdev_prop!(u8, qdev_prop_uint8); impl_qdev_prop!(u16, qdev_prop_uint16); -impl_qdev_prop!(u32, qdev_prop_uint32); -impl_qdev_prop!(u64, qdev_prop_uint64); +impl_qdev_prop!(u32, qdev_prop_uint32, qdev_prop_bit); +impl_qdev_prop!(u64, qdev_prop_uint64, qdev_prop_bit64); impl_qdev_prop!(usize, qdev_prop_usize); impl_qdev_prop!(i32, qdev_prop_int32); impl_qdev_prop!(i64, qdev_prop_int64); diff --git a/rust/qemu-macros/src/lib.rs b/rust/qemu-macros/src/lib.rs index b43ca31bae30..8109ff239227 100644 --- a/rust/qemu-macros/src/lib.rs +++ b/rust/qemu-macros/src/lib.rs @@ -162,6 +162,7 @@ enum DevicePropertyName { #[derive(Debug)] struct DeviceProperty { rename: Option, + bitnr: Option, defval: Option, } =20 @@ -174,40 +175,56 @@ fn parse(input: syn::parse::ParseStream) -> syn::Resu= lt { debug_assert_eq!(&attribute.to_string(), "property"); let mut retval =3D Self { rename: None, + bitnr: None, defval: None, }; let content; _ =3D syn::parenthesized!(content in bracketed); while !content.is_empty() { let value: syn::Ident =3D content.parse()?; - if value =3D=3D "rename" { - let _: syn::Token![=3D] =3D content.parse()?; - if retval.rename.is_some() { - return Err(syn::Error::new( - value.span(), - "`rename` can only be used at most once", - )); + match value { + ref v if v =3D=3D "rename" =3D> { + let _: syn::Token![=3D] =3D content.parse()?; + if retval.rename.is_some() { + return Err(syn::Error::new( + value.span(), + "`rename` can only be used at most once", + )); + } + if content.peek(syn::LitStr) { + retval.rename =3D + Some(DevicePropertyName::Str(content.parse::()?)); + } else { + retval.rename =3D + Some(DevicePropertyName::CStr(content.parse::<= syn::LitCStr>()?)); + } } - if content.peek(syn::LitStr) { - retval.rename =3D Some(DevicePropertyName::Str(content= .parse::()?)); - } else { - retval.rename =3D - Some(DevicePropertyName::CStr(content.parse::()?)); + ref v if v =3D=3D "bit" =3D> { + let _: syn::Token![=3D] =3D content.parse()?; + if retval.bitnr.is_some() { + return Err(syn::Error::new( + value.span(), + "`bit` can only be used at most once", + )); + } + retval.bitnr =3D Some(content.parse()?); + } + ref v if v =3D=3D "default" =3D> { + let _: syn::Token![=3D] =3D content.parse()?; + if retval.defval.is_some() { + return Err(syn::Error::new( + value.span(), + "`default` can only be used at most once", + )); + } + retval.defval =3D Some(content.parse()?); } - } else if value =3D=3D "default" { - let _: syn::Token![=3D] =3D content.parse()?; - if retval.defval.is_some() { + _ =3D> { return Err(syn::Error::new( value.span(), - "`default` can only be used at most once", + format!("unrecognized field `{value}`"), )); } - retval.defval =3D Some(content.parse()?); - } else { - return Err(syn::Error::new( - value.span(), - format!("unrecognized field `{value}`"), - )); } =20 if !content.is_empty() { @@ -242,7 +259,11 @@ fn derive_device_or_error(input: DeriveInput) -> Resul= t {{ @@ -272,14 +293,20 @@ macro_rules! str_to_c_str { }, )?; let field_ty =3D field.ty.clone(); - let qdev_prop =3D quote! { <#field_ty as ::hwcore::QDevProp>::BASE= _INFO }; + let qdev_prop =3D if bitnr.is_none() { + quote! { <#field_ty as ::hwcore::QDevProp>::BASE_INFO } + } else { + quote! { <#field_ty as ::hwcore::QDevProp>::BIT_INFO } + }; + let bitnr =3D bitnr.unwrap_or(syn::Expr::Verbatim(quote! { 0 })); let set_default =3D defval.is_some(); let defval =3D defval.unwrap_or(syn::Expr::Verbatim(quote! { 0 })); properties_expanded.push(quote! { ::hwcore::bindings::Property { name: ::std::ffi::CStr::as_ptr(#prop_name), - info: #qdev_prop , + info: #qdev_prop, offset: ::core::mem::offset_of!(#name, #field_name) as isi= ze, + bitnr: #bitnr, set_default: #set_default, defval: ::hwcore::bindings::Property__bindgen_ty_1 { u: #d= efval as u64 }, ..::common::Zeroable::ZERO --=20 2.34.1