From nobody Tue Dec 16 07:08:15 2025 Delivered-To: importer@patchew.org Authentication-Results: mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=pass(p=none dis=none) header.from=linaro.org ARC-Seal: i=1; a=rsa-sha256; t=1751922392; cv=none; d=zohomail.com; s=zohoarc; b=cSmQz9+br2FnBZMlLOrYU0HtO7YMfah62Q9uINjnsHcku+YsruvAwJm8cg+qNUlrmpCOvizPs1DzXaxN/82R7El8KZm3d/GU3nN6mLbwECfIEaMcsd0ccFAQDO6qv3arY+Rzwv/KDuT1/q6XMO6xpMBB5GcrJzs8pHWYwXl5YbI= ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=zohomail.com; s=zohoarc; t=1751922392; h=Content-Transfer-Encoding:Cc:Cc:Date:Date:From:From:In-Reply-To:List-Subscribe:List-Post:List-Id:List-Archive:List-Help:List-Unsubscribe:MIME-Version:Message-ID:References:Sender:Subject:Subject:To:To:Message-Id:Reply-To; bh=AngDFfAbXxT0VBr2TBjfR0UyDG0Wft7yK5h399FKsbU=; b=ImCXwdguIvuDVj7+U6QfGgv/vR5lhWlv1qIOSeBfXPLVNDZEJXpO8Nlk3xSgKmBGuFXP6/51Z1xVF7OmDrW+cz/zEKWUaHRI2bmneU7H47odXRubEw5+woii/9CgED6V2obSQ891ktvEVnX8LfplPj7gnVv54B8EHNaAc+t/LKY= ARC-Authentication-Results: i=1; mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=pass header.from= (p=none dis=none) Return-Path: Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) by mx.zohomail.com with SMTPS id 1751922392303368.83108337316185; Mon, 7 Jul 2025 14:06:32 -0700 (PDT) Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1uYt2g-0000cK-6l; Mon, 07 Jul 2025 17:06:26 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1uYsLb-0005Rx-9k for qemu-devel@nongnu.org; Mon, 07 Jul 2025 16:22:05 -0400 Received: from mail-qt1-x830.google.com ([2607:f8b0:4864:20::830]) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1uYsLX-0004Ov-T5 for qemu-devel@nongnu.org; Mon, 07 Jul 2025 16:21:54 -0400 Received: by mail-qt1-x830.google.com with SMTP id d75a77b69052e-4a77ffcb795so33804561cf.0 for ; Mon, 07 Jul 2025 13:21:51 -0700 (PDT) Received: from stoup.. ([172.58.142.143]) by smtp.gmail.com with ESMTPSA id d75a77b69052e-4a994a78dd4sm69050351cf.51.2025.07.07.13.21.49 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 07 Jul 2025 13:21:50 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1751919711; x=1752524511; darn=nongnu.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=AngDFfAbXxT0VBr2TBjfR0UyDG0Wft7yK5h399FKsbU=; b=das8aIW5ga1+trD/Lnhi1wtNuQ5fLMU0wsIZI4EHNNxXITfvVvGAAmYY6pGU0NxXcX iEjr5F2eoImbKglQqrrd3HF6576NXvve5gcbDZv1TZwF9lfOjv8Lobwf6roKUkY83vB4 GqHci8as6FN1RhJVWvoGYPELNt3eA5ykeqFufvK9ZXg5gMr6euJRlBEpegSIdkOEWHEi 0e58rSNlvUs5gtv+tqR+Wu+3dSBXnpRJ8yhUXdNlxbiVdGMCVlasUhC1qD4EHnpVRKv+ 1nWi/GFhyBqEBKP40Ftf91kbZjHcLhZ/ewvPPaJ84q8fnWWt9hH/M5lgWLFWSRw7X/rT tibQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1751919711; x=1752524511; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=AngDFfAbXxT0VBr2TBjfR0UyDG0Wft7yK5h399FKsbU=; b=elSEESOzOT8+96Gvg/PlBqvLjfmU5C01ab3WGMona7XJgJ7hZcHGZ2Bwi9TTt967G3 48zsce9XOnNu9teaTbk2wRNDve+REE+VWMl7DyvoSSRDOZGvljXiNBPUiwQCrgwWD0Cz hsB07YoGPd+s43ig5sDw0TZi7+BmGvpn4mSuet/sQUjN2vzazJqGvFwA8I9S0N7+rBlS JH+AkpW4+6FyHkXuQAeUprHeCzAta+vKwdyt5AtOfShkMgqeLu9CCMCaSez9hEet5BHA CwI2c9KI8xWeadJjSfiX9ED+NUlM//TTZFfYZvClVXc1Xo6vx/UjG7gcEQIOyH6gbEAb 82Zw== X-Gm-Message-State: AOJu0Yz+OvjVZMlUwGmvaTQ42KkssZ/hKaBiE6PS/jprITo6C3+nhV0V YJnIJyv60ue8n8knyMqbZV0SBU3pCfQw+UPvxj8ZneKRHzzi3F79zMp4nGkKoxClur5zcAzMNrG ABHlUrkk= X-Gm-Gg: ASbGncuWfYLz36gbxguRRmI7xVh/aD+BKfRtcQ09TnXK+U2yKzaWE8rvRfjlMRDi2vO OSgSf7/s8ObMG+O7bU2shIwU6vK25tgTC/H7ITiGdCKp5OPFQtsx3MrU242YN6QzUmUQ0IU3Ay7 OmeX3whnetWrXrMOZfE8S4MGFjycwycBNwjrnWgU8oW4VSf76BRyQjU9IEbbL0PwbR9un4SpHvu c60iDv/50y/LM2TIluvpI1n+Qho5alC3hzlY4wcZcjF1VFXMRt/mUfS2UiKE5ZOQOqWz1GCqceP sg4FUiI5+1/dKo0Vj2Uk9hMhXDZu3kAlSKMYBfrGRb/Tjc55/jCvp4xnNbAYSeAO6dF19cuP6PI 0RzhPepEIaK9NAoJN X-Google-Smtp-Source: AGHT+IFiOG9P+P0Vt7vLU2ovOSbdok2M6F+s7AA57BnaTBjmtkkkElGjCguSuYLjTT6/aFzzH24ZAg== X-Received: by 2002:a05:622a:34c:b0:4a9:a729:1c35 with SMTP id d75a77b69052e-4a9cd7e5289mr6088331cf.37.1751919710672; Mon, 07 Jul 2025 13:21:50 -0700 (PDT) From: Richard Henderson To: qemu-devel@nongnu.org Cc: qemu-arm@nongnu.org Subject: [PATCH 20/20] target/arm: Implement FEAT_ATS1A Date: Mon, 7 Jul 2025 14:21:11 -0600 Message-ID: <20250707202111.293787-21-richard.henderson@linaro.org> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250707202111.293787-1-richard.henderson@linaro.org> References: <20250707202111.293787-1-richard.henderson@linaro.org> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Received-SPF: pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; envelope-from=qemu-devel-bounces+importer=patchew.org@nongnu.org; helo=lists.gnu.org; Received-SPF: pass client-ip=2607:f8b0:4864:20::830; envelope-from=richard.henderson@linaro.org; helo=mail-qt1-x830.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=unavailable autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+importer=patchew.org@nongnu.org Sender: qemu-devel-bounces+importer=patchew.org@nongnu.org X-ZohoMail-DKIM: pass (identity @linaro.org) X-ZM-MESSAGEID: 1751922392838116600 Content-Type: text/plain; charset="utf-8" Implement FEAT_ATS1A and enable for -cpu max. Signed-off-by: Richard Henderson --- target/arm/cpregs.h | 1 + target/arm/cpu-features.h | 5 ++++ target/arm/tcg/cpregs-at.c | 44 +++++++++++++++++++++++++++++++++++ target/arm/tcg/cpu64.c | 1 + docs/system/arm/emulation.rst | 1 + 5 files changed, 52 insertions(+) diff --git a/target/arm/cpregs.h b/target/arm/cpregs.h index 88b3d63424..58c6326fce 100644 --- a/target/arm/cpregs.h +++ b/target/arm/cpregs.h @@ -835,6 +835,7 @@ typedef enum FGTBit { DO_BIT(HFGITR, DVPRCTX), DO_BIT(HFGITR, CPPRCTX), DO_BIT(HFGITR, DCCVAC), + DO_BIT(HFGITR, ATS1E1A), } FGTBit; =20 #undef DO_BIT diff --git a/target/arm/cpu-features.h b/target/arm/cpu-features.h index 5d8adfb73b..91e6c5b7d2 100644 --- a/target/arm/cpu-features.h +++ b/target/arm/cpu-features.h @@ -604,6 +604,11 @@ static inline bool isar_feature_aa64_rpres(const ARMIS= ARegisters *id) return FIELD_EX64_IDREG(id, ID_AA64ISAR2, RPRES); } =20 +static inline bool isar_feature_aa64_ats1a(const ARMISARegisters *id) +{ + return FIELD_EX64_IDREG(id, ID_AA64ISAR2, ATS1A); +} + static inline bool isar_feature_aa64_fp_simd(const ARMISARegisters *id) { /* We always set the AdvSIMD and FP fields identically. */ diff --git a/target/arm/tcg/cpregs-at.c b/target/arm/tcg/cpregs-at.c index 39141c83aa..b764dd54c3 100644 --- a/target/arm/tcg/cpregs-at.c +++ b/target/arm/tcg/cpregs-at.c @@ -490,6 +490,47 @@ static const ARMCPRegInfo ats1cp_reginfo[] =3D { .writefn =3D ats_write }, }; =20 +static void ats_s1e1a(CPUARMState *env, const ARMCPRegInfo *ri, uint64_t v= alue) +{ + uint64_t hcr_el2 =3D arm_hcr_el2_eff(env); + bool regime_e20 =3D (hcr_el2 & (HCR_E2H | HCR_TGE)) =3D=3D (HCR_E2H | = HCR_TGE); + ARMMMUIdx mmu_idx =3D regime_e20 ? ARMMMUIdx_E20_2 : ARMMMUIdx_Stage1_= E1; + ARMSecuritySpace ss =3D arm_security_space_below_el3(env); + + env->cp15.par_el[1] =3D do_ats_write(env, value, 0, mmu_idx, ss); +} + +static void ats_s1e2a(CPUARMState *env, const ARMCPRegInfo *ri, uint64_t v= alue) +{ + uint64_t hcr_el2 =3D arm_hcr_el2_eff(env); + ARMMMUIdx mmu_idx =3D hcr_el2 & HCR_E2H ? ARMMMUIdx_E20_2 : ARMMMUIdx_= E2; + ARMSecuritySpace ss =3D arm_security_space_below_el3(env); + + env->cp15.par_el[1] =3D do_ats_write(env, value, 0, mmu_idx, ss); +} + +static void ats_s1e3a(CPUARMState *env, const ARMCPRegInfo *ri, uint64_t v= alue) +{ + env->cp15.par_el[1] =3D do_ats_write(env, value, 0, ARMMMUIdx_E3, + arm_security_space(env)); +} + +static const ARMCPRegInfo ats1a_reginfo[] =3D { + { .name =3D "AT_S1E1A", .state =3D ARM_CP_STATE_AA64, + .opc0 =3D 1, .opc1 =3D 0, .crn =3D 7, .crm =3D 9, .opc2 =3D 2, + .access =3D PL1_W, .type =3D ARM_CP_NO_RAW | ARM_CP_RAISES_EXC, + .fgt =3D FGT_ATS1E1A, + .accessfn =3D at_s1e01_access, .writefn =3D ats_s1e1a }, + { .name =3D "AT_S1E2A", .state =3D ARM_CP_STATE_AA64, + .opc0 =3D 1, .opc1 =3D 4, .crn =3D 7, .crm =3D 9, .opc2 =3D 2, + .access =3D PL2_W, .type =3D ARM_CP_NO_RAW | ARM_CP_RAISES_EXC, + .accessfn =3D at_s1e2_access, .writefn =3D ats_s1e2a }, + { .name =3D "AT_S1E3A", .state =3D ARM_CP_STATE_AA64, + .opc0 =3D 1, .opc1 =3D 6, .crn =3D 7, .crm =3D 9, .opc2 =3D 2, + .access =3D PL3_W, .type =3D ARM_CP_NO_RAW | ARM_CP_RAISES_EXC, + .writefn =3D ats_s1e3a }, +}; + void define_at_insn_regs(ARMCPU *cpu) { CPUARMState *env =3D &cpu->env; @@ -511,4 +552,7 @@ void define_at_insn_regs(ARMCPU *cpu) if (cpu_isar_feature(aa32_ats1e1, cpu)) { define_arm_cp_regs(cpu, ats1cp_reginfo); } + if (cpu_isar_feature(aa64_ats1a, cpu)) { + define_arm_cp_regs(cpu, ats1a_reginfo); + } } diff --git a/target/arm/tcg/cpu64.c b/target/arm/tcg/cpu64.c index 937f29e253..5916a32043 100644 --- a/target/arm/tcg/cpu64.c +++ b/target/arm/tcg/cpu64.c @@ -1178,6 +1178,7 @@ void aarch64_max_tcg_initfn(Object *obj) t =3D FIELD_DP64(t, ID_AA64ISAR2, MOPS, 1); /* FEAT_MOPS */ t =3D FIELD_DP64(t, ID_AA64ISAR2, BC, 1); /* FEAT_HBC */ t =3D FIELD_DP64(t, ID_AA64ISAR2, WFXT, 2); /* FEAT_WFxT */ + t =3D FIELD_DP64(t, ID_AA64ISAR2, ATS1A, 1); /* FEAT_ATS1A */ SET_IDREG(isar, ID_AA64ISAR2, t); =20 t =3D GET_IDREG(isar, ID_AA64PFR0); diff --git a/docs/system/arm/emulation.rst b/docs/system/arm/emulation.rst index 78c2fd2113..1c3da23623 100644 --- a/docs/system/arm/emulation.rst +++ b/docs/system/arm/emulation.rst @@ -23,6 +23,7 @@ the following architecture extensions: - FEAT_AFP (Alternate floating-point behavior) - FEAT_Armv9_Crypto (Armv9 Cryptographic Extension) - FEAT_ASID16 (16 bit ASID) +- FEAT_ATS1A (Address Translation operations that ignore stage 1 permissio= ns) - FEAT_BBM at level 2 (Translation table break-before-make levels) - FEAT_BF16 (AArch64 BFloat16 instructions) - FEAT_BTI (Branch Target Identification) --=20 2.43.0