From nobody Fri Dec 19 06:32:28 2025 Delivered-To: importer@patchew.org Authentication-Results: mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=pass(p=none dis=none) header.from=linaro.org ARC-Seal: i=1; a=rsa-sha256; t=1751640019; cv=none; d=zohomail.com; s=zohoarc; b=MJHCRsHA5LPnoWKEKyQ2y/S2ZNOCSdcM6sIp8dmRrkj00zoBVtS321RR9ImaBHOPyYOPnzbzISHvsAm7fP/8UE8RlUyUD+b4qLI9V0DCj8yNGYITEZgIdIeCuT0tlcQ7YeRI8ecx3mRrsEqMPQQIMEW/LPG9u+x5mW1EV2pTKe8= ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=zohomail.com; s=zohoarc; t=1751640019; h=Content-Transfer-Encoding:Cc:Cc:Date:Date:From:From:In-Reply-To:List-Subscribe:List-Post:List-Id:List-Archive:List-Help:List-Unsubscribe:MIME-Version:Message-ID:References:Sender:Subject:Subject:To:To:Message-Id:Reply-To; bh=k1G33WVqioRsrQWCp2/+ORoUwGCcrV2VANzEPAOaFnQ=; b=M189rx0Lp3THI9hqNGxQiW1NAr6/F6avXv0zCSgLETRYIF6ybFq0B4IGsublJuJSQ81ndrYWkozxo0zj5c4xXenCwMNv/X7kE4k3UrCsBFeHS6AuANKRbAknGEnmq2pDf4SPPKrgmbrfzPL7fR+gydeR98DIuPgCyGDmtTuGyJI= ARC-Authentication-Results: i=1; mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=pass header.from= (p=none dis=none) Return-Path: Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) by mx.zohomail.com with SMTPS id 1751640019885947.520136774698; Fri, 4 Jul 2025 07:40:19 -0700 (PDT) Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1uXhR2-00052f-Cb; Fri, 04 Jul 2025 10:30:40 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1uXhM0-0004KX-9V for qemu-devel@nongnu.org; Fri, 04 Jul 2025 10:25:32 -0400 Received: from mail-oo1-xc33.google.com ([2607:f8b0:4864:20::c33]) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1uXhLr-00080X-Rn for qemu-devel@nongnu.org; Fri, 04 Jul 2025 10:25:27 -0400 Received: by mail-oo1-xc33.google.com with SMTP id 006d021491bc7-6119b103132so678424eaf.1 for ; Fri, 04 Jul 2025 07:25:18 -0700 (PDT) Received: from localhost.localdomain (fixed-187-189-51-143.totalplay.net. [187.189.51.143]) by smtp.gmail.com with ESMTPSA id 006d021491bc7-6138e5ac5eesm310233eaf.29.2025.07.04.07.25.17 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 04 Jul 2025 07:25:17 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1751639118; x=1752243918; darn=nongnu.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=k1G33WVqioRsrQWCp2/+ORoUwGCcrV2VANzEPAOaFnQ=; b=orn8rg40PojtyDSbHduKZlcZF4z2nidZ/n2h0N7wGnohpqcm11uURc3m290RQG9aMQ Z07k4LFND3wkXbPRfJQjH/lYPk/rGn3dgtmnBV8Izbzn0Tef6MnZoCzvLoFlJHHoyxZU /gzc8wsnpR6/FLybtWV20q1UuL/L/F1MDEz/uuW1OG/uCQW3qJmBHiLdBPiMFLI6Ii1X HHC95gA7nw1aik2v2GAv1v3jarpquM6hTgXiK7s/s2jl+QtmJJE+ydTtxanb1H4J3lzO i2kzuCkDORklsUtY8es0LCTkdya5g1nbR1gms+ZBMz+g8Tfw/yIAX7nBTyltBGaF/xsK /uPA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1751639118; x=1752243918; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=k1G33WVqioRsrQWCp2/+ORoUwGCcrV2VANzEPAOaFnQ=; b=e5Lmux9CGGwJCroMjKOCG8Tp/s8aUO5xOd8+sdPE8Gk86yZNXnhIijTHEAlmJNveW9 5LvFtIAV66vt+joVaj0BZ8cvMpmrsjRrKk9VBlIiU68doB8i7AWH+n3Dzuvc8Bf2nvht qOI7R33m5IWbmnaFQoHNiBRZSXHTX1Ki4Lz4iFSdxz/9pFC58IfozjosPcYgBf0ttOEm mrnIOdI31A78LCPj3Gvj7D6HbYL+YksU5wi/EMVXQPF1jp0qMI43RdS2Tq/KK66HYUNx FvvD2iBLf1/d4Oh1uL0xTrXIdX/5g6Pf3ThMDCblAs4z3QpTRBZUTTwo3cjHxqI4RKDN 5+2w== X-Gm-Message-State: AOJu0Yz1yHXhNI1KQsf2kdPeOw8oZyTh9H12FoclLZzIpf8egwm45JPg JFbTQVItLLtqlMkJsjoQCNzqJFjvQV89za4qo4iVemvNcrXbvLWYJzbYJ+LMuLLmrqJeooAOxJe gR5FE/JA= X-Gm-Gg: ASbGnct2CRSuqa0L0xJhbBLWMK0kaEc0GvKtEl/yxTCZb3JWEb0FWeFR81w0m1V3idE a+jztWq7dnIXH1DwBRxiu2iV0o1Cqqd/z+qwOvOAmdwUkAJ0ecyyeziyv89emlElj834OFz6LRw LYUejtyqAVYvElM2kiwoiP1KRNY6RigmtMn/32ycnKT32HKaSVJI54ByTquyxJ3guPVOiQov/fD /3r2YpTh3jACjOTxOrNIbr0Mvgx3kFtuRdxrkogwRuQXG9AmH+u23bokfAKgl4OfiC9Tw8Cjo8D i98pJf16d9OIHi8lFE5b3lWXFIfp7nkyAwcyHa8mJumAwBboAZrwbskPFob14rME5dm31bPpk9K 4pf/p1uoeZarszcQ+B+1igQEQ98YreImc5tBWSuuOVI7E/p6D X-Google-Smtp-Source: AGHT+IF+wJ8d64IfdXn6miLUioHw+VVryS6GN9I1sU28HDaI8ZaWElyHnsgaG+Kk34ehL6D2FdRDYA== X-Received: by 2002:a05:6820:310b:b0:611:adce:2cb4 with SMTP id 006d021491bc7-6138fa1f981mr2087521eaf.3.1751639117891; Fri, 04 Jul 2025 07:25:17 -0700 (PDT) From: Richard Henderson To: qemu-devel@nongnu.org Cc: qemu-arm@nongnu.org, peter.maydell@linaro.org Subject: [PATCH v4 059/108] target/arm: Implement SME2 SQCVT, UQCVT, SQCVTU Date: Fri, 4 Jul 2025 08:20:22 -0600 Message-ID: <20250704142112.1018902-60-richard.henderson@linaro.org> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250704142112.1018902-1-richard.henderson@linaro.org> References: <20250704142112.1018902-1-richard.henderson@linaro.org> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Received-SPF: pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; envelope-from=qemu-devel-bounces+importer=patchew.org@nongnu.org; helo=lists.gnu.org; Received-SPF: pass client-ip=2607:f8b0:4864:20::c33; envelope-from=richard.henderson@linaro.org; helo=mail-oo1-xc33.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+importer=patchew.org@nongnu.org Sender: qemu-devel-bounces+importer=patchew.org@nongnu.org X-ZohoMail-DKIM: pass (identity @linaro.org) X-ZM-MESSAGEID: 1751640020797116600 Content-Type: text/plain; charset="utf-8" Signed-off-by: Richard Henderson Reviewed-by: Peter Maydell --- target/arm/tcg/helper-sme.h | 20 ++++++ target/arm/tcg/sme_helper.c | 116 +++++++++++++++++++++++++++++++++ target/arm/tcg/translate-sme.c | 35 ++++++++++ target/arm/tcg/sme.decode | 22 +++++++ 4 files changed, 193 insertions(+) diff --git a/target/arm/tcg/helper-sme.h b/target/arm/tcg/helper-sme.h index 6314ad7e01..792b993695 100644 --- a/target/arm/tcg/helper-sme.h +++ b/target/arm/tcg/helper-sme.h @@ -221,3 +221,23 @@ DEF_HELPER_FLAGS_4(sme2_fcvt_w, TCG_CALL_NO_RWG, void,= ptr, ptr, fpst, i32) DEF_HELPER_FLAGS_4(sme2_fcvtl, TCG_CALL_NO_RWG, void, ptr, ptr, fpst, i32) DEF_HELPER_FLAGS_4(sme2_scvtf, TCG_CALL_NO_RWG, void, ptr, ptr, fpst, i32) DEF_HELPER_FLAGS_4(sme2_ucvtf, TCG_CALL_NO_RWG, void, ptr, ptr, fpst, i32) + +DEF_HELPER_FLAGS_3(sme2_sqcvt_sb, TCG_CALL_NO_RWG, void, ptr, ptr, i32) +DEF_HELPER_FLAGS_3(sme2_uqcvt_sb, TCG_CALL_NO_RWG, void, ptr, ptr, i32) +DEF_HELPER_FLAGS_3(sme2_sqcvtu_sb, TCG_CALL_NO_RWG, void, ptr, ptr, i32) +DEF_HELPER_FLAGS_3(sme2_sqcvt_sh, TCG_CALL_NO_RWG, void, ptr, ptr, i32) +DEF_HELPER_FLAGS_3(sme2_uqcvt_sh, TCG_CALL_NO_RWG, void, ptr, ptr, i32) +DEF_HELPER_FLAGS_3(sme2_sqcvtu_sh, TCG_CALL_NO_RWG, void, ptr, ptr, i32) +DEF_HELPER_FLAGS_3(sme2_sqcvt_dh, TCG_CALL_NO_RWG, void, ptr, ptr, i32) +DEF_HELPER_FLAGS_3(sme2_uqcvt_dh, TCG_CALL_NO_RWG, void, ptr, ptr, i32) +DEF_HELPER_FLAGS_3(sme2_sqcvtu_dh, TCG_CALL_NO_RWG, void, ptr, ptr, i32) + +DEF_HELPER_FLAGS_3(sme2_sqcvtn_sb, TCG_CALL_NO_RWG, void, ptr, ptr, i32) +DEF_HELPER_FLAGS_3(sme2_uqcvtn_sb, TCG_CALL_NO_RWG, void, ptr, ptr, i32) +DEF_HELPER_FLAGS_3(sme2_sqcvtun_sb, TCG_CALL_NO_RWG, void, ptr, ptr, i32) +DEF_HELPER_FLAGS_3(sme2_sqcvtn_sh, TCG_CALL_NO_RWG, void, ptr, ptr, i32) +DEF_HELPER_FLAGS_3(sme2_uqcvtn_sh, TCG_CALL_NO_RWG, void, ptr, ptr, i32) +DEF_HELPER_FLAGS_3(sme2_sqcvtun_sh, TCG_CALL_NO_RWG, void, ptr, ptr, i32) +DEF_HELPER_FLAGS_3(sme2_sqcvtn_dh, TCG_CALL_NO_RWG, void, ptr, ptr, i32) +DEF_HELPER_FLAGS_3(sme2_uqcvtn_dh, TCG_CALL_NO_RWG, void, ptr, ptr, i32) +DEF_HELPER_FLAGS_3(sme2_sqcvtun_dh, TCG_CALL_NO_RWG, void, ptr, ptr, i32) diff --git a/target/arm/tcg/sme_helper.c b/target/arm/tcg/sme_helper.c index d3841400ee..094a1e57f3 100644 --- a/target/arm/tcg/sme_helper.c +++ b/target/arm/tcg/sme_helper.c @@ -1568,6 +1568,64 @@ void HELPER(sme2_fcvt_n)(void *vd, void *vs, float_s= tatus *fpst, uint32_t desc) } } =20 +#define SQCVT2(NAME, TW, TN, HW, HN, SAT) \ +void HELPER(NAME)(void *vd, void *vs, uint32_t desc) \ +{ \ + ARMVectorReg scratch; \ + size_t oprsz =3D simd_oprsz(desc), n =3D oprsz / sizeof(TW); \ + TW *s0 =3D vs, *s1 =3D vs + sizeof(ARMVectorReg); \ + TN *d =3D vd; \ + if (vectors_overlap(vd, 1, vs, 2)) { \ + d =3D (TN *)&scratch; \ + } \ + for (size_t i =3D 0; i < n; ++i) { \ + d[HN(i)] =3D SAT(s0[HW(i)]); \ + d[HN(i + n)] =3D SAT(s1[HW(i)]); \ + } \ + if (d !=3D vd) { \ + memcpy(vd, d, oprsz); \ + } \ +} + +SQCVT2(sme2_sqcvt_sh, int32_t, int16_t, H4, H2, do_ssat_h) +SQCVT2(sme2_uqcvt_sh, uint32_t, uint16_t, H4, H2, do_usat_h) +SQCVT2(sme2_sqcvtu_sh, int32_t, uint16_t, H4, H2, do_usat_h) + +#undef SQCVT2 + +#define SQCVT4(NAME, TW, TN, HW, HN, SAT) \ +void HELPER(NAME)(void *vd, void *vs, uint32_t desc) \ +{ \ + ARMVectorReg scratch; \ + size_t oprsz =3D simd_oprsz(desc), n =3D oprsz / sizeof(TW); \ + TW *s0 =3D vs, *s1 =3D vs + sizeof(ARMVectorReg); \ + TW *s2 =3D vs + 2 * sizeof(ARMVectorReg); \ + TW *s3 =3D vs + 3 * sizeof(ARMVectorReg); \ + TN *d =3D vd; \ + if (vectors_overlap(vd, 1, vs, 4)) { \ + d =3D (TN *)&scratch; \ + } \ + for (size_t i =3D 0; i < n; ++i) { \ + d[HN(i)] =3D SAT(s0[HW(i)]); \ + d[HN(i + n)] =3D SAT(s1[HW(i)]); \ + d[HN(i + 2 * n)] =3D SAT(s2[HW(i)]); \ + d[HN(i + 3 * n)] =3D SAT(s3[HW(i)]); \ + } \ + if (d !=3D vd) { \ + memcpy(vd, d, oprsz); \ + } \ +} + +SQCVT4(sme2_sqcvt_sb, int32_t, int8_t, H4, H2, do_ssat_b) +SQCVT4(sme2_uqcvt_sb, uint32_t, uint8_t, H4, H2, do_usat_b) +SQCVT4(sme2_sqcvtu_sb, int32_t, uint8_t, H4, H2, do_usat_b) + +SQCVT4(sme2_sqcvt_dh, int64_t, int16_t, H8, H2, do_ssat_h) +SQCVT4(sme2_uqcvt_dh, uint64_t, uint16_t, H8, H2, do_usat_h) +SQCVT4(sme2_sqcvtu_dh, int64_t, uint16_t, H8, H2, do_usat_h) + +#undef SQCVT4 + /* Convert and interleave */ void HELPER(sme2_bfcvtn)(void *vd, void *vs, float_status *fpst, uint32_t = desc) { @@ -1599,6 +1657,64 @@ void HELPER(sme2_fcvtn)(void *vd, void *vs, float_st= atus *fpst, uint32_t desc) } } =20 +#define SQCVTN2(NAME, TW, TN, HW, HN, SAT) \ +void HELPER(NAME)(void *vd, void *vs, uint32_t desc) \ +{ \ + ARMVectorReg scratch; \ + size_t oprsz =3D simd_oprsz(desc), n =3D oprsz / sizeof(TW); \ + TW *s0 =3D vs, *s1 =3D vs + sizeof(ARMVectorReg); \ + TN *d =3D vd; \ + if (vectors_overlap(vd, 1, vs, 2)) { \ + d =3D (TN *)&scratch; \ + } \ + for (size_t i =3D 0; i < n; ++i) { \ + d[HN(2 * i + 0)] =3D SAT(s0[HW(i)]); \ + d[HN(2 * i + 1)] =3D SAT(s1[HW(i)]); \ + } \ + if (d !=3D vd) { \ + memcpy(vd, d, oprsz); \ + } \ +} + +SQCVTN2(sme2_sqcvtn_sh, int32_t, int16_t, H4, H2, do_ssat_h) +SQCVTN2(sme2_uqcvtn_sh, uint32_t, uint16_t, H4, H2, do_usat_h) +SQCVTN2(sme2_sqcvtun_sh, int32_t, uint16_t, H4, H2, do_usat_h) + +#undef SQCVTN2 + +#define SQCVTN4(NAME, TW, TN, HW, HN, SAT) \ +void HELPER(NAME)(void *vd, void *vs, uint32_t desc) \ +{ \ + ARMVectorReg scratch; \ + size_t oprsz =3D simd_oprsz(desc), n =3D oprsz / sizeof(TW); \ + TW *s0 =3D vs, *s1 =3D vs + sizeof(ARMVectorReg); \ + TW *s2 =3D vs + 2 * sizeof(ARMVectorReg); \ + TW *s3 =3D vs + 3 * sizeof(ARMVectorReg); \ + TN *d =3D vd; \ + if (vectors_overlap(vd, 1, vs, 4)) { \ + d =3D (TN *)&scratch; \ + } \ + for (size_t i =3D 0; i < n; ++i) { \ + d[HN(4 * i + 0)] =3D SAT(s0[HW(i)]); \ + d[HN(4 * i + 1)] =3D SAT(s1[HW(i)]); \ + d[HN(4 * i + 2)] =3D SAT(s2[HW(i)]); \ + d[HN(4 * i + 3)] =3D SAT(s3[HW(i)]); \ + } \ + if (d !=3D vd) { \ + memcpy(vd, d, oprsz); \ + } \ +} + +SQCVTN4(sme2_sqcvtn_sb, int32_t, int8_t, H4, H1, do_ssat_b) +SQCVTN4(sme2_uqcvtn_sb, uint32_t, uint8_t, H4, H1, do_usat_b) +SQCVTN4(sme2_sqcvtun_sb, int32_t, uint8_t, H4, H1, do_usat_b) + +SQCVTN4(sme2_sqcvtn_dh, int64_t, int16_t, H8, H2, do_ssat_h) +SQCVTN4(sme2_uqcvtn_dh, uint64_t, uint16_t, H8, H2, do_usat_h) +SQCVTN4(sme2_sqcvtun_dh, int64_t, uint16_t, H8, H2, do_usat_h) + +#undef SQCVTN4 + /* Expand and convert */ void HELPER(sme2_fcvt_w)(void *vd, void *vs, float_status *fpst, uint32_t = desc) { diff --git a/target/arm/tcg/translate-sme.c b/target/arm/tcg/translate-sme.c index 4fbc61ae27..dd1a6668fb 100644 --- a/target/arm/tcg/translate-sme.c +++ b/target/arm/tcg/translate-sme.c @@ -1384,3 +1384,38 @@ TRANS_FEAT(FRINTM, aa64_sme2, do_zz_fpst, a, float_r= ound_down, FPST_A64, gen_helper_gvec_vrint_rm_s) TRANS_FEAT(FRINTA, aa64_sme2, do_zz_fpst, a, float_round_ties_away, FPST_A64, gen_helper_gvec_vrint_rm_s) + +static bool do_zz(DisasContext *s, arg_zz_n *a, int data, + gen_helper_gvec_2 *fn) +{ + if (sme_sm_enabled_check(s)) { + int svl =3D streaming_vec_reg_size(s); + + for (int i =3D 0, n =3D a->n; i < n; ++i) { + tcg_gen_gvec_2_ool(vec_full_reg_offset(s, a->zd + i), + vec_full_reg_offset(s, a->zn + i), + svl, svl, data, fn); + } + } + return true; +} + +TRANS_FEAT(SQCVT_sh, aa64_sme2, do_zz, a, 0, gen_helper_sme2_sqcvt_sh) +TRANS_FEAT(UQCVT_sh, aa64_sme2, do_zz, a, 0, gen_helper_sme2_uqcvt_sh) +TRANS_FEAT(SQCVTU_sh, aa64_sme2, do_zz, a, 0, gen_helper_sme2_sqcvtu_sh) + +TRANS_FEAT(SQCVT_sb, aa64_sme2, do_zz, a, 0, gen_helper_sme2_sqcvt_sb) +TRANS_FEAT(UQCVT_sb, aa64_sme2, do_zz, a, 0, gen_helper_sme2_uqcvt_sb) +TRANS_FEAT(SQCVTU_sb, aa64_sme2, do_zz, a, 0, gen_helper_sme2_sqcvtu_sb) + +TRANS_FEAT(SQCVT_dh, aa64_sme2, do_zz, a, 0, gen_helper_sme2_sqcvt_dh) +TRANS_FEAT(UQCVT_dh, aa64_sme2, do_zz, a, 0, gen_helper_sme2_uqcvt_dh) +TRANS_FEAT(SQCVTU_dh, aa64_sme2, do_zz, a, 0, gen_helper_sme2_sqcvtu_dh) + +TRANS_FEAT(SQCVTN_sb, aa64_sme2, do_zz, a, 0, gen_helper_sme2_sqcvtn_sb) +TRANS_FEAT(UQCVTN_sb, aa64_sme2, do_zz, a, 0, gen_helper_sme2_uqcvtn_sb) +TRANS_FEAT(SQCVTUN_sb, aa64_sme2, do_zz, a, 0, gen_helper_sme2_sqcvtun_sb) + +TRANS_FEAT(SQCVTN_dh, aa64_sme2, do_zz, a, 0, gen_helper_sme2_sqcvtn_dh) +TRANS_FEAT(UQCVTN_dh, aa64_sme2, do_zz, a, 0, gen_helper_sme2_uqcvtn_dh) +TRANS_FEAT(SQCVTUN_dh, aa64_sme2, do_zz, a, 0, gen_helper_sme2_sqcvtun_dh) diff --git a/target/arm/tcg/sme.decode b/target/arm/tcg/sme.decode index 9cc25622d4..e005f6e6ed 100644 --- a/target/arm/tcg/sme.decode +++ b/target/arm/tcg/sme.decode @@ -726,6 +726,8 @@ SUB_aaz_d 11000001 111 000010 .. 111 ...00 11 ...= @az_4x4_o3 &zz_n zd zn n @zz_1x2 ........ ... ..... ...... ..... zd:5 \ &zz_n n=3D1 zn=3D%zn_ax2 +@zz_1x4 ........ ... ..... ...... ..... zd:5 \ + &zz_n n=3D1 zn=3D%zn_ax4 @zz_2x1 ........ ... ..... ...... zn:5 ..... \ &zz_n n=3D1 zd=3D%zd_ax2 @zz_2x2 ........ ... ..... ...... .... . ..... \ @@ -760,3 +762,23 @@ FRINTM 11000001 101 01010 111000 ....0 ....0 = @zz_2x2 FRINTM 11000001 101 11010 111000 ...00 ...00 @zz_4x4 FRINTA 11000001 101 01100 111000 ....0 ....0 @zz_2x2 FRINTA 11000001 101 11100 111000 ...00 ...00 @zz_4x4 + +SQCVT_sh 11000001 001 00011 111000 ....0 ..... @zz_1x2 +UQCVT_sh 11000001 001 00011 111000 ....1 ..... @zz_1x2 +SQCVTU_sh 11000001 011 00011 111000 ....0 ..... @zz_1x2 + +SQCVT_sb 11000001 001 10011 111000 ...00 ..... @zz_1x4 +UQCVT_sb 11000001 001 10011 111000 ...01 ..... @zz_1x4 +SQCVTU_sb 11000001 011 10011 111000 ...00 ..... @zz_1x4 + +SQCVT_dh 11000001 101 10011 111000 ...00 ..... @zz_1x4 +UQCVT_dh 11000001 101 10011 111000 ...01 ..... @zz_1x4 +SQCVTU_dh 11000001 111 10011 111000 ...00 ..... @zz_1x4 + +SQCVTN_sb 11000001 001 10011 111000 ...10 ..... @zz_1x4 +UQCVTN_sb 11000001 001 10011 111000 ...11 ..... @zz_1x4 +SQCVTUN_sb 11000001 011 10011 111000 ...10 ..... @zz_1x4 + +SQCVTN_dh 11000001 101 10011 111000 ...10 ..... @zz_1x4 +UQCVTN_dh 11000001 101 10011 111000 ...11 ..... @zz_1x4 +SQCVTUN_dh 11000001 111 10011 111000 ...10 ..... @zz_1x4 --=20 2.43.0