From nobody Tue Dec 16 12:16:58 2025 Delivered-To: importer@patchew.org Authentication-Results: mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=pass(p=none dis=none) header.from=linaro.org ARC-Seal: i=1; a=rsa-sha256; t=1751639655; cv=none; d=zohomail.com; s=zohoarc; b=eyUnxZIHFkZjGtABJeo4d2XWkmOJ+Py7Er1WPmbIPxz3fThLtY4RVvv46K65f9iZysvnxR9s1eqm8XnBX7/lDqXJC4MeyrFrWeTIMLs+PWiIYpOBomm4E4aO75E2ggvpVukm/huUnM+UcuXUs76jIxTUoZiWLEGf8ryE/TH23Lw= ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=zohomail.com; s=zohoarc; t=1751639655; h=Content-Transfer-Encoding:Cc:Cc:Date:Date:From:From:In-Reply-To:List-Subscribe:List-Post:List-Id:List-Archive:List-Help:List-Unsubscribe:MIME-Version:Message-ID:References:Sender:Subject:Subject:To:To:Message-Id:Reply-To; bh=hc0eTMVQkVvabzZCGUHLKHl153QrvGjj9gP2KnNeHXI=; b=KZRU84Q5X1wMnMCmY/avdTp7dtWsT9TbieNEy9iIOJpcszjrKdfZ1MTXChs1cCmpTRiaj4iw4aN3vWleZl7NoGFx9DWE/1HHkLJuH7AGOjTlq53qRfJI4XGqkjFyXtn079VERyXG1URluiSCga7YGTPGIQvxSn4eM4y0dzvHOl0= ARC-Authentication-Results: i=1; mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=pass header.from= (p=none dis=none) Return-Path: Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) by mx.zohomail.com with SMTPS id 1751639654976206.45755153046082; Fri, 4 Jul 2025 07:34:14 -0700 (PDT) Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1uXhLA-0002Mj-1s; Fri, 04 Jul 2025 10:24:36 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1uXhIO-0005MH-MG for qemu-devel@nongnu.org; Fri, 04 Jul 2025 10:21:47 -0400 Received: from mail-oa1-x2d.google.com ([2001:4860:4864:20::2d]) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1uXhIM-0005zA-I9 for qemu-devel@nongnu.org; Fri, 04 Jul 2025 10:21:44 -0400 Received: by mail-oa1-x2d.google.com with SMTP id 586e51a60fabf-2e999729ccbso667960fac.2 for ; Fri, 04 Jul 2025 07:21:42 -0700 (PDT) Received: from localhost.localdomain (fixed-187-189-51-143.totalplay.net. [187.189.51.143]) by smtp.gmail.com with ESMTPSA id 586e51a60fabf-2f78ff0471esm528016fac.3.2025.07.04.07.21.40 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 04 Jul 2025 07:21:40 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1751638901; x=1752243701; darn=nongnu.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=hc0eTMVQkVvabzZCGUHLKHl153QrvGjj9gP2KnNeHXI=; b=qclYZMEloyUJAuMNmdfImb6efTEmChOo8BA8neUn5qrzTDnTgzVCeNJC5gCybD9bSs 7cv6QKnGXN8/XdGfnSF1VcLRPAM1ic6vcm2BJx82fXTXpLKWnaoZ4osvecrrWFvmWKbm Qz7blCmezg3KXHY81Yhv4D9WmgQR0wfaQtz5JQ+8JGlEZdznIOq/CDuBDdMhPiJLdbnt vuoKzxy5gQ4csBv/SGkiTx5cvQ1ZSP9CKtXx1whAIy6UQRPVX6OHSksC8vortH2oEpjP b0Lrz3gQ76xR8QoggSddsBUK7oM/9OVNEl8BDTkXbFbpOkRLNVxtMQc8CduyuNYE97Gt H9yg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1751638901; x=1752243701; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=hc0eTMVQkVvabzZCGUHLKHl153QrvGjj9gP2KnNeHXI=; b=OSyWctpv80BMnHds/pRtpeyVSHaTnXPq7RIh4e8iniigknVqVt3Bt2PjPRxHnkRjF5 FjE59RASSd4D76Zvn+gDMSud6V8ejSkGu04pxYZY6TbtWKSthftIL+QCGcGeC4gqYe+L T9LiGwyLfAXypkCK4SLcMptT6Xo+YwVQo0FVmcHjNtKvuz7nCiU9uDTPIIU9nrzr40at YFH76KjZGBiK9sg5s/OPLpjIFOdDJVqiiAXmK8pu8UATtEE/TmDBkk63tzUslkZNvLqF 7C9MV+WaA0Ps5zOaDed1f1fjAwmr1JT9mDDHoVHezgInopl/osnGT0zNnhqBmPDuS6gn 9/GA== X-Gm-Message-State: AOJu0YzhVxjCS3k/hHIjFWu1mdJW70ZGwwEVu4j+4JjRSy8n3EUFNb5u mzxE8yZpbSUbomibeLeKDwRA1ZqjjTHOyPR98uWT59/1hXJRHDDegbgVS2Ssuk15jw/47ZTul3z 6OhBk764= X-Gm-Gg: ASbGncttS1/OgZvknRqjqL7Kc5SSdLh97nCqQUoD3x3org0vZJsKczfdEcZjv+pnI3r hpIjLglLxnbiDBhvf7EKP2bjDiHYtnA2+Ikadkqkgjgk88IeyXJFwepXDrf+mRIvsBO6t2bD+KE 8CRsQVFqC6yXi/Vaa0eITpfwBLX241qY8JKj6vcfnlRu5RrlnEVP08qOl5nXbeJcITGLQkkBeX4 vHxymRSaRU5MghBzSAPUP0OW95F7cv+T5kK9GWuPn+8lKqIsBIrN2+7eY5J1piPI8B2xsPIeQSv 8f13mpaKrlpxnVsBSVK71uts1Jd74ehjX5GxTo5diHxt1/ggY1nCtgtMm/nPh6csMnjITPq3jT5 6aNhO0eXzPUAabhANjnhJQzzqHzIwlCl1SlrxZ6r/+zydWrST X-Google-Smtp-Source: AGHT+IEmLlXzWMPfMDzlFsyXnUhOEKH5ry0yQcyPCqyQQ74SCXQdMaYO2bSqNcECSAQynxOw9X+Lcw== X-Received: by 2002:a05:6870:14ce:b0:2b8:78c0:2592 with SMTP id 586e51a60fabf-2f791e8de71mr2231004fac.23.1751638901148; Fri, 04 Jul 2025 07:21:41 -0700 (PDT) From: Richard Henderson To: qemu-devel@nongnu.org Cc: qemu-arm@nongnu.org, peter.maydell@linaro.org Subject: [PATCH v4 025/108] target/arm: Implement SME2 MOVA to/from tile, multiple registers Date: Fri, 4 Jul 2025 08:19:48 -0600 Message-ID: <20250704142112.1018902-26-richard.henderson@linaro.org> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250704142112.1018902-1-richard.henderson@linaro.org> References: <20250704142112.1018902-1-richard.henderson@linaro.org> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Received-SPF: pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; envelope-from=qemu-devel-bounces+importer=patchew.org@nongnu.org; helo=lists.gnu.org; Received-SPF: pass client-ip=2001:4860:4864:20::2d; envelope-from=richard.henderson@linaro.org; helo=mail-oa1-x2d.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=unavailable autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+importer=patchew.org@nongnu.org Sender: qemu-devel-bounces+importer=patchew.org@nongnu.org X-ZohoMail-DKIM: pass (identity @linaro.org) X-ZM-MESSAGEID: 1751639656195116600 Content-Type: text/plain; charset="utf-8" Reviewed-by: Peter Maydell Signed-off-by: Richard Henderson --- target/arm/tcg/helper-sme.h | 9 +++++ target/arm/tcg/translate.h | 1 + target/arm/tcg/sme_helper.c | 64 ++++++++++++++++++++++++++++++ target/arm/tcg/translate-a64.c | 1 + target/arm/tcg/translate-sme.c | 71 ++++++++++++++++++++++++++++++++++ target/arm/tcg/sme.decode | 37 ++++++++++++++++++ 6 files changed, 183 insertions(+) diff --git a/target/arm/tcg/helper-sme.h b/target/arm/tcg/helper-sme.h index 858d69188f..8246ce774c 100644 --- a/target/arm/tcg/helper-sme.h +++ b/target/arm/tcg/helper-sme.h @@ -33,6 +33,15 @@ DEF_HELPER_FLAGS_4(sme_mova_zc_d, TCG_CALL_NO_RWG, void,= ptr, ptr, ptr, i32) DEF_HELPER_FLAGS_4(sme_mova_cz_q, TCG_CALL_NO_RWG, void, ptr, ptr, ptr, i3= 2) DEF_HELPER_FLAGS_4(sme_mova_zc_q, TCG_CALL_NO_RWG, void, ptr, ptr, ptr, i3= 2) =20 +DEF_HELPER_FLAGS_3(sme2_mova_cz_b, TCG_CALL_NO_RWG, void, ptr, ptr, i32) +DEF_HELPER_FLAGS_3(sme2_mova_zc_b, TCG_CALL_NO_RWG, void, ptr, ptr, i32) +DEF_HELPER_FLAGS_3(sme2_mova_cz_h, TCG_CALL_NO_RWG, void, ptr, ptr, i32) +DEF_HELPER_FLAGS_3(sme2_mova_zc_h, TCG_CALL_NO_RWG, void, ptr, ptr, i32) +DEF_HELPER_FLAGS_3(sme2_mova_cz_s, TCG_CALL_NO_RWG, void, ptr, ptr, i32) +DEF_HELPER_FLAGS_3(sme2_mova_zc_s, TCG_CALL_NO_RWG, void, ptr, ptr, i32) +DEF_HELPER_FLAGS_3(sme2_mova_cz_d, TCG_CALL_NO_RWG, void, ptr, ptr, i32) +DEF_HELPER_FLAGS_3(sme2_mova_zc_d, TCG_CALL_NO_RWG, void, ptr, ptr, i32) + DEF_HELPER_FLAGS_5(sme_ld1b_h, TCG_CALL_NO_WG, void, env, ptr, ptr, tl, i3= 2) DEF_HELPER_FLAGS_5(sme_ld1b_v, TCG_CALL_NO_WG, void, env, ptr, ptr, tl, i3= 2) DEF_HELPER_FLAGS_5(sme_ld1b_h_mte, TCG_CALL_NO_WG, void, env, ptr, ptr, tl= , i32) diff --git a/target/arm/tcg/translate.h b/target/arm/tcg/translate.h index b03956a793..7336b7db72 100644 --- a/target/arm/tcg/translate.h +++ b/target/arm/tcg/translate.h @@ -73,6 +73,7 @@ typedef struct DisasContext { int zt0_excp_el; /* ZT0 exception EL or 0 if enabled */ int vl; /* current vector length in bytes */ int svl; /* current streaming vector length in bytes */ + int max_svl; /* maximum implemented streaming vector length */ bool vfp_enabled; /* FP enabled via FPSCR.EN */ int vec_len; int vec_stride; diff --git a/target/arm/tcg/sme_helper.c b/target/arm/tcg/sme_helper.c index 7b0bc1b17c..baeaa3e069 100644 --- a/target/arm/tcg/sme_helper.c +++ b/target/arm/tcg/sme_helper.c @@ -206,6 +206,50 @@ void HELPER(sme_mova_zc_q)(void *vd, void *za, void *v= g, uint32_t desc) =20 #undef DO_MOVA_Z =20 +void HELPER(sme2_mova_zc_b)(void *vdst, void *vsrc, uint32_t desc) +{ + const uint8_t *src =3D vsrc; + uint8_t *dst =3D vdst; + size_t i, n =3D simd_oprsz(desc); + + for (i =3D 0; i < n; ++i) { + dst[i] =3D src[tile_vslice_index(i)]; + } +} + +void HELPER(sme2_mova_zc_h)(void *vdst, void *vsrc, uint32_t desc) +{ + const uint16_t *src =3D vsrc; + uint16_t *dst =3D vdst; + size_t i, n =3D simd_oprsz(desc) / 2; + + for (i =3D 0; i < n; ++i) { + dst[i] =3D src[tile_vslice_index(i)]; + } +} + +void HELPER(sme2_mova_zc_s)(void *vdst, void *vsrc, uint32_t desc) +{ + const uint32_t *src =3D vsrc; + uint32_t *dst =3D vdst; + size_t i, n =3D simd_oprsz(desc) / 4; + + for (i =3D 0; i < n; ++i) { + dst[i] =3D src[tile_vslice_index(i)]; + } +} + +void HELPER(sme2_mova_zc_d)(void *vdst, void *vsrc, uint32_t desc) +{ + const uint64_t *src =3D vsrc; + uint64_t *dst =3D vdst; + size_t i, n =3D simd_oprsz(desc) / 8; + + for (i =3D 0; i < n; ++i) { + dst[i] =3D src[tile_vslice_index(i)]; + } +} + /* * Clear elements in a tile slice comprising len bytes. */ @@ -314,6 +358,26 @@ static void copy_vertical_q(void *vdst, const void *vs= rc, size_t len) } } =20 +void HELPER(sme2_mova_cz_b)(void *vdst, void *vsrc, uint32_t desc) +{ + copy_vertical_b(vdst, vsrc, simd_oprsz(desc)); +} + +void HELPER(sme2_mova_cz_h)(void *vdst, void *vsrc, uint32_t desc) +{ + copy_vertical_h(vdst, vsrc, simd_oprsz(desc)); +} + +void HELPER(sme2_mova_cz_s)(void *vdst, void *vsrc, uint32_t desc) +{ + copy_vertical_s(vdst, vsrc, simd_oprsz(desc)); +} + +void HELPER(sme2_mova_cz_d)(void *vdst, void *vsrc, uint32_t desc) +{ + copy_vertical_d(vdst, vsrc, simd_oprsz(desc)); +} + /* * Host and TLB primitives for vertical tile slice addressing. */ diff --git a/target/arm/tcg/translate-a64.c b/target/arm/tcg/translate-a64.c index ad293c0885..d823036c96 100644 --- a/target/arm/tcg/translate-a64.c +++ b/target/arm/tcg/translate-a64.c @@ -10142,6 +10142,7 @@ static void aarch64_tr_init_disas_context(DisasCont= extBase *dcbase, dc->zt0_excp_el =3D EX_TBFLAG_A64(tb_flags, ZT0EXC_EL); dc->vl =3D (EX_TBFLAG_A64(tb_flags, VL) + 1) * 16; dc->svl =3D (EX_TBFLAG_A64(tb_flags, SVL) + 1) * 16; + dc->max_svl =3D arm_cpu->sme_max_vq * 16; dc->pauth_active =3D EX_TBFLAG_A64(tb_flags, PAUTH_ACTIVE); dc->bt =3D EX_TBFLAG_A64(tb_flags, BT); dc->btype =3D EX_TBFLAG_A64(tb_flags, BTYPE); diff --git a/target/arm/tcg/translate-sme.c b/target/arm/tcg/translate-sme.c index ea0e5a7cb5..7d4c7d7e85 100644 --- a/target/arm/tcg/translate-sme.c +++ b/target/arm/tcg/translate-sme.c @@ -227,6 +227,77 @@ static bool do_mova_tile(DisasContext *s, arg_mova_p *= a, bool to_vec) TRANS_FEAT(MOVA_tz, aa64_sme, do_mova_tile, a, false) TRANS_FEAT(MOVA_zt, aa64_sme, do_mova_tile, a, true) =20 +static bool do_mova_tile_n(DisasContext *s, arg_mova_t *a, int n, bool to_= vec) +{ + static gen_helper_gvec_2 * const cz_fns[] =3D { + gen_helper_sme2_mova_cz_b, gen_helper_sme2_mova_cz_h, + gen_helper_sme2_mova_cz_s, gen_helper_sme2_mova_cz_d, + }; + static gen_helper_gvec_2 * const zc_fns[] =3D { + gen_helper_sme2_mova_zc_b, gen_helper_sme2_mova_zc_h, + gen_helper_sme2_mova_zc_s, gen_helper_sme2_mova_zc_d, + }; + TCGv_ptr t_za; + int svl, bytes_per_op =3D n << a->esz; + + /* + * The MaxImplementedSVL check happens in the decode pseudocode, + * before the SM+ZA enabled check in the operation pseudocode. + * This will (currently) only fail for NREG=3D4, ESZ=3DMO_64. + */ + if (s->max_svl < bytes_per_op) { + unallocated_encoding(s); + return true; + } + + if (!sme_smza_enabled_check(s)) { + return true; + } + + svl =3D streaming_vec_reg_size(s); + + /* + * The CurrentVL check happens in the operation pseudocode, + * after the SM+ZA enabled check. + */ + if (svl < bytes_per_op) { + unallocated_encoding(s); + return true; + } + + if (a->v) { + TCGv_i32 t_desc =3D tcg_constant_i32(simd_desc(svl, svl, 0)); + + for (int i =3D 0; i < n; ++i) { + TCGv_ptr t_zr =3D vec_full_reg_ptr(s, a->zr * n + i); + t_za =3D get_tile_rowcol(s, a->esz, a->rs, a->za, + a->off * n + i, 1, n, a->v); + if (to_vec) { + zc_fns[a->esz](t_zr, t_za, t_desc); + } else { + cz_fns[a->esz](t_za, t_zr, t_desc); + } + } + } else { + for (int i =3D 0; i < n; ++i) { + int o_zr =3D vec_full_reg_offset(s, a->zr * n + i); + t_za =3D get_tile_rowcol(s, a->esz, a->rs, a->za, + a->off * n + i, 1, n, a->v); + if (to_vec) { + tcg_gen_gvec_mov_var(MO_8, tcg_env, o_zr, t_za, 0, svl, sv= l); + } else { + tcg_gen_gvec_mov_var(MO_8, t_za, 0, tcg_env, o_zr, svl, sv= l); + } + } + } + return true; +} + +TRANS_FEAT(MOVA_tz2, aa64_sme2, do_mova_tile_n, a, 2, false) +TRANS_FEAT(MOVA_tz4, aa64_sme2, do_mova_tile_n, a, 4, false) +TRANS_FEAT(MOVA_zt2, aa64_sme2, do_mova_tile_n, a, 2, true) +TRANS_FEAT(MOVA_zt4, aa64_sme2, do_mova_tile_n, a, 4, true) + static bool do_movt(DisasContext *s, arg_MOVT_rzt *a, void (*func)(TCGv_i64, TCGv_ptr, tcg_target_long)) { diff --git a/target/arm/tcg/sme.decode b/target/arm/tcg/sme.decode index 459b96805f..5eca5f4acf 100644 --- a/target/arm/tcg/sme.decode +++ b/target/arm/tcg/sme.decode @@ -28,6 +28,7 @@ ZERO_zt0 11000000 01 001 00000000000 00000001 =20 %mova_rs 13:2 !function=3Dplus_12 &mova_p esz rs pg zr za off v:bool +&mova_t esz rs zr za off v:bool =20 MOVA_tz 11000000 00 00000 0 v:1 .. pg:3 zr:5 0 off:4 \ &mova_p rs=3D%mova_rs esz=3D0 za=3D0 @@ -51,6 +52,42 @@ MOVA_zt 11000000 11 00001 0 v:1 .. pg:3 0 za:3 o= ff:1 zr:5 \ MOVA_zt 11000000 11 00001 1 v:1 .. pg:3 0 za:4 zr:5 \ &mova_p rs=3D%mova_rs esz=3D4 off=3D0 =20 +MOVA_tz2 11000000 00 00010 0 v:1 .. 000 zr:4 0 00 off:3 \ + &mova_t rs=3D%mova_rs esz=3D0 za=3D0 +MOVA_tz2 11000000 01 00010 0 v:1 .. 000 zr:4 0 00 za:1 off:2 \ + &mova_t rs=3D%mova_rs esz=3D1 +MOVA_tz2 11000000 10 00010 0 v:1 .. 000 zr:4 0 00 za:2 off:1 \ + &mova_t rs=3D%mova_rs esz=3D2 +MOVA_tz2 11000000 11 00010 0 v:1 .. 000 zr:4 0 00 za:3 \ + &mova_t rs=3D%mova_rs esz=3D3 off=3D0 + +MOVA_zt2 11000000 00 00011 0 v:1 .. 000 00 off:3 zr:4 0 \ + &mova_t rs=3D%mova_rs esz=3D0 za=3D0 +MOVA_zt2 11000000 01 00011 0 v:1 .. 000 00 za:1 off:2 zr:4 0 \ + &mova_t rs=3D%mova_rs esz=3D1 +MOVA_zt2 11000000 10 00011 0 v:1 .. 000 00 za:2 off:1 zr:4 0 \ + &mova_t rs=3D%mova_rs esz=3D2 +MOVA_zt2 11000000 11 00011 0 v:1 .. 000 00 za:3 zr:4 0 \ + &mova_t rs=3D%mova_rs esz=3D3 off=3D0 + +MOVA_tz4 11000000 00 00010 0 v:1 .. 001 zr:3 00 000 off:2 \ + &mova_t rs=3D%mova_rs esz=3D0 za=3D0 +MOVA_tz4 11000000 01 00010 0 v:1 .. 001 zr:3 00 000 za:1 off:1 \ + &mova_t rs=3D%mova_rs esz=3D1 +MOVA_tz4 11000000 10 00010 0 v:1 .. 001 zr:3 00 000 za:2 \ + &mova_t rs=3D%mova_rs esz=3D2 off=3D0 +MOVA_tz4 11000000 11 00010 0 v:1 .. 001 zr:3 00 00 za:3 \ + &mova_t rs=3D%mova_rs esz=3D3 off=3D0 + +MOVA_zt4 11000000 00 00011 0 v:1 .. 001 000 off:2 zr:3 00 \ + &mova_t rs=3D%mova_rs esz=3D0 za=3D0 +MOVA_zt4 11000000 01 00011 0 v:1 .. 001 000 za:1 off:1 zr:3 00 \ + &mova_t rs=3D%mova_rs esz=3D1 +MOVA_zt4 11000000 10 00011 0 v:1 .. 001 000 za:2 zr:3 00 \ + &mova_t rs=3D%mova_rs esz=3D2 off=3D0 +MOVA_zt4 11000000 11 00011 0 v:1 .. 001 00 za:3 zr:3 00 \ + &mova_t rs=3D%mova_rs esz=3D3 off=3D0 + ### SME Move into/from ZT0 =20 MOVT_rzt 1100 0000 0100 1100 0 off:3 00 11111 rt:5 --=20 2.43.0