From nobody Sat Nov 15 16:37:40 2025 Delivered-To: importer@patchew.org Authentication-Results: mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=pass(p=none dis=none) header.from=gmail.com ARC-Seal: i=1; a=rsa-sha256; t=1750310537; cv=none; d=zohomail.com; s=zohoarc; b=TsbGck+nwqVHCkaYtEV53y9K1XSH62ifYyp+rGuP8PcUFKrf0Kv08d0eZQdg9mURqiOfD7Tz2nQmT2SQ8Dxd6Q1Ooukp+4AlVxWKqgayrZqGr1CTEPhdldGGpSvkqMT3ylY2SSa9uVZD1LCCUc6oNibfQbRqaE/f9+Fy+XrlZzE= ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=zohomail.com; s=zohoarc; t=1750310537; h=Content-Transfer-Encoding:Cc:Cc:Date:Date:From:From:In-Reply-To:List-Subscribe:List-Post:List-Id:List-Archive:List-Help:List-Unsubscribe:MIME-Version:Message-ID:References:Sender:Subject:Subject:To:To:Message-Id:Reply-To; bh=T4cdcAxYkzBW0Nm+D7J/VR1WzZ/Z2l4FEYQJF9yL5r4=; b=h8ok5a02n2MfEl2tC6tgd6L7KCjXJJg95Rro7DpwTn4g6vMknyFdzI5wUAgCp1E4ytaKz8+eIPhd4edBSt/0YO/ygDAQmwykNeM9MmnAU4EBo3yf7mWj6v4OuslDIoQghDbtZo+0JTFyiOEW0i8w4/54m7pWPKIvOkHwiX5BNns= ARC-Authentication-Results: i=1; mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=pass header.from= (p=none dis=none) Return-Path: Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) by mx.zohomail.com with SMTPS id 1750310537320403.16363858802345; Wed, 18 Jun 2025 22:22:17 -0700 (PDT) Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1uS7ib-0003HK-3v; Thu, 19 Jun 2025 01:21:45 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1uS1qu-0006oz-Aj for qemu-devel@nongnu.org; Wed, 18 Jun 2025 19:05:56 -0400 Received: from mail-il1-x12d.google.com ([2607:f8b0:4864:20::12d]) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1uS1qs-00063u-De for qemu-devel@nongnu.org; Wed, 18 Jun 2025 19:05:56 -0400 Received: by mail-il1-x12d.google.com with SMTP id e9e14a558f8ab-3de18fdeab0so2052565ab.3 for ; Wed, 18 Jun 2025 16:05:53 -0700 (PDT) Received: from user-jcksn.hsd1.mi.comcast.net ([2601:401:101:1070:b57:773f:14d7:807b]) by smtp.gmail.com with ESMTPSA id 8926c6da1cb9f-50149b9df11sm3036915173.54.2025.06.18.16.05.51 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 18 Jun 2025 16:05:52 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1750287953; x=1750892753; darn=nongnu.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=T4cdcAxYkzBW0Nm+D7J/VR1WzZ/Z2l4FEYQJF9yL5r4=; b=FZli17xAsWgoH+770Fy3+XB2mDMW/JjpqmF0WddzsvWSKYRGsKVD1TepW2Lrf+v9NE Z4rZsWNRaprtHqlmqFsDUxLg2RWQFbJ0f46aoUNtC4vKze4pGBFHpSxaRmNo7yR6dzgv QklWzXYKFB2/KIaRZDyerZ4LqcOBFqwOXCu1orW2/ekWe8qfmWqlzDiSY3ndjsYNSJi0 aRty1zo+cGcMt4pvcpw7gxetpATL9ICzlS7ZqY0OM9eELDGaEYQkvlfOJyC7IBrzw0/b 4i9haN6eHqMagR495w/bYiSySTzv8vYkD7Pkj/eJUZ6+nyVjFUPuUBXRfTwSU7rHCv5n 8fIw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1750287953; x=1750892753; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=T4cdcAxYkzBW0Nm+D7J/VR1WzZ/Z2l4FEYQJF9yL5r4=; b=SEtY9VQcUXjtfQTF+xObPRMJXhonR6jQiYey/Qb8Bd1DMVdbSCDIaow5Og1YSNunP3 nCZOuEhKMRCJGBZq6x50qJL7eVZQXqzmkakKFfeyGayKVSNS+7rWX7YqUhj3YRbeKRdk Z65cZskgnC7VPSbap9Fp87Oy1wVZ/H0uqNOtS3LvO2x++blzHecnwm2p3lFIlywOUJc7 osHQWJAIlkBhmnD8bGsy+T/WqLGp2r/m8EtpT96jDRuQTwyxrqXp4smAEubGajDUH5La eFmjx9kwHMTWv7iNLEhG212R72zRAndi9OdMImdqG5cBhIBkZJWBDXtOCErIbhos6PcU GhRA== X-Gm-Message-State: AOJu0Yw5KL+p6LFs5J9Y7X2ZBTFt+1Na9JkBPh1T4iGtRn6xgiYnI562 Q1kHPYHA/Go7/7vdG9GCjLW91YVBYjH9JjKqDMy3ajIrXRpg9i8HupGygL2SCOxiUBs= X-Gm-Gg: ASbGncsY+9nYu3VZt77FFfkQrxbApvtx/jwNRgSbWAvgRJ9gzPCzQpNINXip20JyQRq 7rIClUfl0uBPY0V6bCfu0tZK++j1Sg+2uOjHkfiQuJoq41x12FCgh82pBOf/gZERNO2YLp3zW8s sn0WYfyQUPG0UmBdm82BCzDAMVUeHef8modehpY+nQZlBH8Y3D0p/L0sDKOCrsmOS3b+TaiP7gS 5ou3qItPUKMrnE2K7A+JGsR7HrkLeRXxnMDaDHpzG4BJHsRxQs2KWvtNZ4qwllJelUmkd/GfBr3 Q4Yk0OMPhCItHpAUy9RCehxraOMaqWbOmRNcOAn8vfz0dc7SHG63l+xcTYeDNjbkVIOsoLrd1Rw 2E39M X-Google-Smtp-Source: AGHT+IEE4L6upZ7X3X7yYH8WirhfCgSJg/kyCMEXX/OfIHVrRAVKbafxHOpp1b+zq/FwuXGCp/s8Ww== X-Received: by 2002:a92:ca4e:0:b0:3dd:b762:ed1d with SMTP id e9e14a558f8ab-3de07cb669amr200955375ab.14.1750287952697; Wed, 18 Jun 2025 16:05:52 -0700 (PDT) From: Jackson Donaldson X-Google-Original-From: Jackson Donaldson To: qemu-devel@nongnu.org Cc: peter.maydell@linaro.org Subject: [PATCH v2 02/11] MAX78000: ICC Implementation Date: Wed, 18 Jun 2025 19:05:40 -0400 Message-Id: <20250618230549.3351152-3-jcksn@duck.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20250618230549.3351152-1-jcksn@duck.com> References: <20250618230549.3351152-1-jcksn@duck.com> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Received-SPF: pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; envelope-from=qemu-devel-bounces+importer=patchew.org@nongnu.org; helo=lists.gnu.org; Received-SPF: pass client-ip=2607:f8b0:4864:20::12d; envelope-from=jackson88044@gmail.com; helo=mail-il1-x12d.google.com X-Spam_score_int: -17 X-Spam_score: -1.8 X-Spam_bar: - X-Spam_report: (-1.8 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, FREEMAIL_ENVFROM_END_DIGIT=0.25, FREEMAIL_FROM=0.001, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no X-Spam_action: no action X-Mailman-Approved-At: Thu, 19 Jun 2025 01:21:38 -0400 X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+importer=patchew.org@nongnu.org Sender: qemu-devel-bounces+importer=patchew.org@nongnu.org X-ZohoMail-DKIM: pass (identity @gmail.com) X-ZM-MESSAGEID: 1750310539755116600 Content-Type: text/plain; charset="utf-8" This commit implements the Instruction Cache Controller for the MAX78000 Signed-off-by: Jackson Donaldson Reviewed-by: Peter Maydell --- hw/arm/Kconfig | 1 + hw/misc/Kconfig | 3 + hw/misc/max78000_icc.c | 120 +++++++++++++++++++++++++++++++++ hw/misc/meson.build | 1 + include/hw/misc/max78000_icc.h | 33 +++++++++ 5 files changed, 158 insertions(+) create mode 100644 hw/misc/max78000_icc.c create mode 100644 include/hw/misc/max78000_icc.h diff --git a/hw/arm/Kconfig b/hw/arm/Kconfig index ddaafa8faa..e3b419b468 100644 --- a/hw/arm/Kconfig +++ b/hw/arm/Kconfig @@ -366,6 +366,7 @@ config ALLWINNER_R40 config MAX78000_SOC bool select ARM_V7M + select MAX78000_ICC =20 config RASPI bool diff --git a/hw/misc/Kconfig b/hw/misc/Kconfig index ec0fa5aa9f..781bcf74cc 100644 --- a/hw/misc/Kconfig +++ b/hw/misc/Kconfig @@ -47,6 +47,9 @@ config A9SCU config ARM11SCU bool =20 +config MAX78000_ICC + bool + config MOS6522 bool =20 diff --git a/hw/misc/max78000_icc.c b/hw/misc/max78000_icc.c new file mode 100644 index 0000000000..6f7d2b20bf --- /dev/null +++ b/hw/misc/max78000_icc.c @@ -0,0 +1,120 @@ +/* + * MAX78000 Instruction Cache + * + * Copyright (c) 2025 Jackson Donaldson + * + * SPDX-License-Identifier: GPL-2.0-or-later + */ + +#include "qemu/osdep.h" +#include "qemu/log.h" +#include "trace.h" +#include "hw/irq.h" +#include "migration/vmstate.h" +#include "hw/misc/max78000_icc.h" + + +static uint64_t max78000_icc_read(void *opaque, hwaddr addr, + unsigned int size) +{ + Max78000IccState *s =3D opaque; + switch (addr) { + case ICC_INFO: + return s->info; + + case ICC_SZ: + return s->sz; + + case ICC_CTRL: + return s->ctrl; + + default: + qemu_log_mask(LOG_GUEST_ERROR, + "%s: Bad offset 0x%" HWADDR_PRIx "\n", + __func__, addr); + return 0; + + } +} + +static void max78000_icc_write(void *opaque, hwaddr addr, + uint64_t val64, unsigned int size) +{ + Max78000IccState *s =3D opaque; + + switch (addr) { + case ICC_CTRL: + s->ctrl =3D 0x10000 | (val64 & 1); + break; + + case ICC_INVALIDATE: + break; + + default: + qemu_log_mask(LOG_GUEST_ERROR, + "%s: Bad offset 0x%" HWADDR_PRIx "\n", + __func__, addr); + break; + } +} + +static const MemoryRegionOps max78000_icc_ops =3D { + .read =3D max78000_icc_read, + .write =3D max78000_icc_write, + .endianness =3D DEVICE_LITTLE_ENDIAN, + .valid.min_access_size =3D 4, + .valid.max_access_size =3D 4, +}; + +static const VMStateDescription max78000_icc_vmstate =3D { + .name =3D TYPE_MAX78000_ICC, + .version_id =3D 1, + .minimum_version_id =3D 1, + .fields =3D (const VMStateField[]) { + VMSTATE_UINT32(info, Max78000IccState), + VMSTATE_UINT32(sz, Max78000IccState), + VMSTATE_UINT32(ctrl, Max78000IccState), + VMSTATE_END_OF_LIST() + } +}; + +static void max78000_icc_reset_hold(Object *obj, ResetType type) +{ + Max78000IccState *s =3D MAX78000_ICC(obj); + s->info =3D 0; + s->sz =3D 0x10000010; + s->ctrl =3D 0x10000; +} + +static void max78000_icc_init(Object *obj) +{ + Max78000IccState *s =3D MAX78000_ICC(obj); + + memory_region_init_io(&s->mmio, obj, &max78000_icc_ops, s, + TYPE_MAX78000_ICC, 0x800); + sysbus_init_mmio(SYS_BUS_DEVICE(obj), &s->mmio); +} + +static void max78000_icc_class_init(ObjectClass *klass, const void *data) +{ + DeviceClass *dc =3D DEVICE_CLASS(klass); + ResettableClass *rc =3D RESETTABLE_CLASS(klass); + + rc->phases.hold =3D max78000_icc_reset_hold; + dc->vmsd =3D &max78000_icc_vmstate; +} + +static const TypeInfo max78000_icc_info =3D { + .name =3D TYPE_MAX78000_ICC, + .parent =3D TYPE_SYS_BUS_DEVICE, + .instance_size =3D sizeof(Max78000IccState), + .instance_init =3D max78000_icc_init, + .class_init =3D max78000_icc_class_init, +}; + +static void max78000_icc_register_types(void) +{ + type_register_static(&max78000_icc_info); +} + +type_init(max78000_icc_register_types) diff --git a/hw/misc/meson.build b/hw/misc/meson.build index 6d47de482c..a21a994ff8 100644 --- a/hw/misc/meson.build +++ b/hw/misc/meson.build @@ -70,6 +70,7 @@ system_ss.add(when: 'CONFIG_IMX', if_true: files( 'imx_ccm.c', 'imx_rngc.c', )) +system_ss.add(when: 'CONFIG_MAX78000_ICC', if_true: files('max78000_icc.c'= )) system_ss.add(when: 'CONFIG_NPCM7XX', if_true: files( 'npcm_clk.c', 'npcm_gcr.c', diff --git a/include/hw/misc/max78000_icc.h b/include/hw/misc/max78000_icc.h new file mode 100644 index 0000000000..6fe2bb7a15 --- /dev/null +++ b/include/hw/misc/max78000_icc.h @@ -0,0 +1,33 @@ +/* + * MAX78000 Instruction Cache + * + * Copyright (c) 2025 Jackson Donaldson + * + * SPDX-License-Identifier: GPL-2.0-or-later + */ + +#ifndef HW_MAX78000_ICC_H +#define HW_MAX78000_ICC_H + +#include "hw/sysbus.h" +#include "qom/object.h" + +#define TYPE_MAX78000_ICC "max78000-icc" +OBJECT_DECLARE_SIMPLE_TYPE(Max78000IccState, MAX78000_ICC) + +#define ICC_INFO 0x0 +#define ICC_SZ 0x4 +#define ICC_CTRL 0x100 +#define ICC_INVALIDATE 0x700 + +struct Max78000IccState { + SysBusDevice parent_obj; + + MemoryRegion mmio; + + uint32_t info; + uint32_t sz; + uint32_t ctrl; +}; + +#endif --=20 2.34.1