From nobody Tue Feb 10 20:50:05 2026 Delivered-To: importer@patchew.org Authentication-Results: mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=pass(p=none dis=none) header.from=linaro.org ARC-Seal: i=1; a=rsa-sha256; t=1738872522; cv=none; d=zohomail.com; s=zohoarc; b=aI7z+GFbA1FczXbRyJW1mHmraNjch6Phfl5sRWZrxb6dNVCIfe4wcCuL48fOlG4HrQepZsU0di4E2jk7RSUQk+OMlVPvpSmkDiz+Y7+1DfW4aXmToVwKSLCQhGtqYHUEF+KzkhiDYf8jb0p/KlAp9Ti1cLXn4v0U6VwkWhirznE= ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=zohomail.com; s=zohoarc; t=1738872522; h=Content-Transfer-Encoding:Cc:Cc:Date:Date:From:From:In-Reply-To:List-Subscribe:List-Post:List-Id:List-Archive:List-Help:List-Unsubscribe:MIME-Version:Message-ID:References:Sender:Subject:Subject:To:To:Message-Id:Reply-To; bh=MaksLSdAaHMlk77gki45TIO97VoN/QpB+Uz4+FZCJdA=; b=OTUn0pviqFj02YUpj6h14nXPQKWeQc7ZOjJwVwd2QEyxGx3bG7tw7OTqCTufQ0ON6C8oz/CbhNINdU5+5TEXh/9UqNtiodESpJiul9m/xnhlGoXxT+tMLroWDinJst7pYz7ojmNrv5RJ9B7vmNa1uBzRYmjr20Ym+87de3KqqZk= ARC-Authentication-Results: i=1; mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=pass header.from= (p=none dis=none) Return-Path: Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) by mx.zohomail.com with SMTPS id 1738872522385541.9354914582043; Thu, 6 Feb 2025 12:08:42 -0800 (PST) Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1tg86G-0003A3-Fo; Thu, 06 Feb 2025 15:03:52 -0500 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1tg83i-0007uA-8l for qemu-devel@nongnu.org; Thu, 06 Feb 2025 15:01:15 -0500 Received: from mail-pj1-x1032.google.com ([2607:f8b0:4864:20::1032]) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1tg83a-0001AM-1O for qemu-devel@nongnu.org; Thu, 06 Feb 2025 15:01:07 -0500 Received: by mail-pj1-x1032.google.com with SMTP id 98e67ed59e1d1-2fa1fb3c445so666975a91.2 for ; Thu, 06 Feb 2025 12:00:58 -0800 (PST) Received: from stoup.. (71-212-39-66.tukw.qwest.net. [71.212.39.66]) by smtp.gmail.com with ESMTPSA id 98e67ed59e1d1-2fa09b3ee24sm1808857a91.36.2025.02.06.12.00.57 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 06 Feb 2025 12:00:57 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1738872058; x=1739476858; darn=nongnu.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=MaksLSdAaHMlk77gki45TIO97VoN/QpB+Uz4+FZCJdA=; b=dUuddTWBUFjg0vh+uPikXkWtrB4VdPdyRPEWGjcCVrDi9E9pPb9Qn63xUGj2cmzv4W LIJd5fyB4yZkyHUUWJ4Sm5Y5K8uKV7u1wDCUSzKqv4TEYPKyLBxTq8xyXFEmZn9DBjGG B6WKazexhtEbil2EL15hI5kFlKvY1UP83PVET3C++aOuwfawp90rYmVPZDB0zY+pk0ML 5gKO+FXF+6BWFtoFwSHAFPDr4/F9YuNVOC/OCVj3UNAcCe37oifXGBV27HI4YWHHr9fw ms2DArGoLgNVd9bq9JvKnTxLK24AEgMaaXT1jrhevweUwVSKNihnvrwb7jQwY95glG3G 2rGw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1738872058; x=1739476858; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=MaksLSdAaHMlk77gki45TIO97VoN/QpB+Uz4+FZCJdA=; b=X3rJhxmrgcsrWw04ayx+uwkCRssMAOcTi7ZGzQ6zimpMnFUXcrLWQC91NbgSGfaGOE NAQHDu9dm++vkZuchf70UG5zuFy90kqKJnbakZbeVRs1YSOKXITDoNueUlL+dQcu7rPS zUW7tQ+uj6w+r1LtsZ4DoHiLScQ37JeMekIcWgsWGz0uklvhFt/JkzHyIOcPClIsM7Up hCbhEtjW9l/j8JgEQDbc4NnEFCXFDPckybKfTTWK9zm3qqqBVTAKFlk9UEvLyfVZ7CJB t2trheu2KBOCxQ87ZcwhKvCtilxPNo4iIjiqBygAv6fNelAVNR0JaQpeZS1ijwxWhOXV shMg== X-Gm-Message-State: AOJu0YxlN5LtXO1cBT3xCWJJO/fAIeTlxJMBkjdY8lRkN4LCNEwAJsPu ZK9M/FCUN36kajog8K1fg/eVSvFq44+tBKKWT6RV1i7jNpe2EfxsBPyCSTXgl/c3uG7B2bqGVMO D X-Gm-Gg: ASbGnctRsL0xc2QmCWLb0juI8pO51w7+NqBxjxjZTxoUtWqq3j/sE4AfW008mcsXFqz oyje5STYkNoTdYNAqsP0yZRwGG+1iAgQKx/aehkfKTn2o+9f0yd6THSxjhENTXB3E5LouULhPV5 do+bXMGnv+itgGiaUbIU3edXJharNHWYk1NuhdWgKPUiFn23NkssYiGYU/eH+T/oIlqBz0ifsLp sA1sRtb732yTTDfhr5Gjf+Qkk2Uur3bwdfw5S7edw35Uihj0BPXHvzoPBwCDR9wSsZ6S1WcZjXJ 6pO3ErxChhm7kljQ9CYMaQNtnXZEuD5K9ewXMYqeqzvl2R0= X-Google-Smtp-Source: AGHT+IHdWoiS9lZQl9g8T+j/bzu/+acBXqNP+kFC5jqEsalcuhhZP3hLgJmwmxCTZ8sOtAfMQBmG4g== X-Received: by 2002:a17:90b:184d:b0:2ee:9d65:65a7 with SMTP id 98e67ed59e1d1-2fa2450d0abmr490558a91.29.1738872057721; Thu, 06 Feb 2025 12:00:57 -0800 (PST) From: Richard Henderson To: qemu-devel@nongnu.org Cc: qemu-arm@nongnu.org Subject: [PATCH 55/61] target/arm: Implement SME2 ZIP, UZP (four registers) Date: Thu, 6 Feb 2025 11:57:09 -0800 Message-ID: <20250206195715.2150758-56-richard.henderson@linaro.org> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250206195715.2150758-1-richard.henderson@linaro.org> References: <20250206195715.2150758-1-richard.henderson@linaro.org> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Received-SPF: pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; envelope-from=qemu-devel-bounces+importer=patchew.org@nongnu.org; helo=lists.gnu.org; Received-SPF: pass client-ip=2607:f8b0:4864:20::1032; envelope-from=richard.henderson@linaro.org; helo=mail-pj1-x1032.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+importer=patchew.org@nongnu.org Sender: qemu-devel-bounces+importer=patchew.org@nongnu.org X-ZohoMail-DKIM: pass (identity @linaro.org) X-ZM-MESSAGEID: 1738872525021019100 Content-Type: text/plain; charset="utf-8" Signed-off-by: Richard Henderson --- target/arm/tcg/helper-sme.h | 12 ++++++ target/arm/tcg/sme_helper.c | 68 ++++++++++++++++++++++++++++++++++ target/arm/tcg/translate-sme.c | 35 +++++++++++++++++ target/arm/tcg/sme.decode | 11 ++++++ 4 files changed, 126 insertions(+) diff --git a/target/arm/tcg/helper-sme.h b/target/arm/tcg/helper-sme.h index 3d3eb393b3..1438a2a5b8 100644 --- a/target/arm/tcg/helper-sme.h +++ b/target/arm/tcg/helper-sme.h @@ -251,3 +251,15 @@ DEF_HELPER_FLAGS_3(sme2_uunpk2_sd, TCG_CALL_NO_RWG, vo= id, ptr, ptr, i32) DEF_HELPER_FLAGS_3(sme2_uunpk4_bh, TCG_CALL_NO_RWG, void, ptr, ptr, i32) DEF_HELPER_FLAGS_3(sme2_uunpk4_hs, TCG_CALL_NO_RWG, void, ptr, ptr, i32) DEF_HELPER_FLAGS_3(sme2_uunpk4_sd, TCG_CALL_NO_RWG, void, ptr, ptr, i32) + +DEF_HELPER_FLAGS_3(sme2_zip4_b, TCG_CALL_NO_RWG, void, ptr, ptr, i32) +DEF_HELPER_FLAGS_3(sme2_zip4_h, TCG_CALL_NO_RWG, void, ptr, ptr, i32) +DEF_HELPER_FLAGS_3(sme2_zip4_s, TCG_CALL_NO_RWG, void, ptr, ptr, i32) +DEF_HELPER_FLAGS_3(sme2_zip4_d, TCG_CALL_NO_RWG, void, ptr, ptr, i32) +DEF_HELPER_FLAGS_3(sme2_zip4_q, TCG_CALL_NO_RWG, void, ptr, ptr, i32) + +DEF_HELPER_FLAGS_3(sme2_uzp4_b, TCG_CALL_NO_RWG, void, ptr, ptr, i32) +DEF_HELPER_FLAGS_3(sme2_uzp4_h, TCG_CALL_NO_RWG, void, ptr, ptr, i32) +DEF_HELPER_FLAGS_3(sme2_uzp4_s, TCG_CALL_NO_RWG, void, ptr, ptr, i32) +DEF_HELPER_FLAGS_3(sme2_uzp4_d, TCG_CALL_NO_RWG, void, ptr, ptr, i32) +DEF_HELPER_FLAGS_3(sme2_uzp4_q, TCG_CALL_NO_RWG, void, ptr, ptr, i32) diff --git a/target/arm/tcg/sme_helper.c b/target/arm/tcg/sme_helper.c index cf4f09dbc4..de0fec272d 100644 --- a/target/arm/tcg/sme_helper.c +++ b/target/arm/tcg/sme_helper.c @@ -1729,3 +1729,71 @@ void HELPER(sme2_fcvtl)(void *vd, void *vs, float_st= atus *fpst, uint32_t desc) d1[H4(i)] =3D v1; } } + +#define ZIP4(NAME, TYPE, H) \ +void HELPER(NAME)(void *vd, void *vs, uint32_t desc) \ +{ \ + ARMVectorReg scratch[4] __attribute__((uninitialized)); \ + size_t oprsz =3D simd_oprsz(desc); \ + size_t quads =3D oprsz / (sizeof(TYPE) * 4); \ + TYPE *s0, *s1, *s2, *s3; \ + if (vs =3D=3D vd) { \ + vs =3D memcpy(scratch, vs, sizeof(scratch)); \ + } \ + s0 =3D vs; \ + s1 =3D vs + sizeof(ARMVectorReg); \ + s2 =3D vs + 2 * sizeof(ARMVectorReg); \ + s3 =3D vs + 3 * sizeof(ARMVectorReg); \ + for (size_t r =3D 0; r < 4; ++r) { \ + TYPE *d =3D vd + r * sizeof(ARMVectorReg); \ + size_t base =3D r * quads; \ + for (size_t q =3D 0; q < quads; ++q) { \ + d[H(4 * q + 0)] =3D s0[base + H(q)]; \ + d[H(4 * q + 1)] =3D s1[base + H(q)]; \ + d[H(4 * q + 2)] =3D s2[base + H(q)]; \ + d[H(4 * q + 3)] =3D s3[base + H(q)]; \ + } \ + } \ +} + +ZIP4(sme2_zip4_b, uint8_t, H1) +ZIP4(sme2_zip4_h, uint16_t, H2) +ZIP4(sme2_zip4_s, uint32_t, H4) +ZIP4(sme2_zip4_d, uint64_t, ) +ZIP4(sme2_zip4_q, Int128, ) + +#undef ZIP4 + +#define UZP4(NAME, TYPE, H) \ +void HELPER(NAME)(void *vd, void *vs, uint32_t desc) \ +{ \ + ARMVectorReg scratch[4] __attribute__((uninitialized)); \ + size_t oprsz =3D simd_oprsz(desc); \ + size_t quads =3D oprsz / (sizeof(TYPE) * 4); \ + TYPE *d0, *d1, *d2, *d3; \ + if (vs =3D=3D vd) { \ + vs =3D memcpy(scratch, vs, sizeof(scratch)); \ + } \ + d0 =3D vd; \ + d1 =3D vd + sizeof(ARMVectorReg); \ + d2 =3D vd + 2 * sizeof(ARMVectorReg); \ + d3 =3D vd + 3 * sizeof(ARMVectorReg); \ + for (size_t r =3D 0; r < 4; ++r) { \ + TYPE *s =3D vs + r * sizeof(ARMVectorReg); \ + size_t base =3D r * quads; \ + for (size_t q =3D 0; q < quads; ++q) { \ + d0[base + H(q)] =3D s[H(4 * q + 0)]; \ + d1[base + H(q)] =3D s[H(4 * q + 1)]; \ + d2[base + H(q)] =3D s[H(4 * q + 2)]; \ + d3[base + H(q)] =3D s[H(4 * q + 3)]; \ + } \ + } \ +} + +UZP4(sme2_uzp4_b, uint8_t, H1) +UZP4(sme2_uzp4_h, uint16_t, H2) +UZP4(sme2_uzp4_s, uint32_t, H4) +UZP4(sme2_uzp4_d, uint64_t, ) +UZP4(sme2_uzp4_q, Int128, ) + +#undef UZP4 diff --git a/target/arm/tcg/translate-sme.c b/target/arm/tcg/translate-sme.c index 9d7a10aa6b..01542e5330 100644 --- a/target/arm/tcg/translate-sme.c +++ b/target/arm/tcg/translate-sme.c @@ -1363,3 +1363,38 @@ TRANS_FEAT(UUNPK_2sd, aa64_sme2, do_zz, a, 0, gen_he= lper_sme2_uunpk2_sd) TRANS_FEAT(UUNPK_4bh, aa64_sme2, do_zz, a, 0, gen_helper_sme2_uunpk4_bh) TRANS_FEAT(UUNPK_4hs, aa64_sme2, do_zz, a, 0, gen_helper_sme2_uunpk4_hs) TRANS_FEAT(UUNPK_4sd, aa64_sme2, do_zz, a, 0, gen_helper_sme2_uunpk4_sd) + +static bool do_zipuzp_4(DisasContext *s, arg_zz_e *a, + gen_helper_gvec_2 * const fn[5]) +{ + int svl =3D streaming_vec_reg_size(s); + + /* Both MO_64 and MO_128 can fail the size test. */ + if (svl < (4 << a->esz)) { + return false; + } + if (sme_sm_enabled_check(s)) { + tcg_gen_gvec_2_ool(vec_full_reg_offset(s, a->zd), + vec_full_reg_offset(s, a->zn), + svl, svl, 0, fn[a->esz]); + } + return true; +} + +static gen_helper_gvec_2 * const zip4_fns[] =3D { + gen_helper_sme2_zip4_b, + gen_helper_sme2_zip4_h, + gen_helper_sme2_zip4_s, + gen_helper_sme2_zip4_d, + gen_helper_sme2_zip4_q, +}; +TRANS_FEAT(ZIP_4, aa64_sme2, do_zipuzp_4, a, zip4_fns) + +static gen_helper_gvec_2 * const uzp4_fns[] =3D { + gen_helper_sme2_uzp4_b, + gen_helper_sme2_uzp4_h, + gen_helper_sme2_uzp4_s, + gen_helper_sme2_uzp4_d, + gen_helper_sme2_uzp4_q, +}; +TRANS_FEAT(UZP_4, aa64_sme2, do_zipuzp_4, a, uzp4_fns) diff --git a/target/arm/tcg/sme.decode b/target/arm/tcg/sme.decode index 1da64c5258..a43edb625c 100644 --- a/target/arm/tcg/sme.decode +++ b/target/arm/tcg/sme.decode @@ -722,6 +722,7 @@ FMLS_nx_d 11000001 1101 .... 1 .. 00. ...00 10 ..= . @azx_4x1_i1_o3 =20 ### SME2 Multi-vector SVE Constructive Unary =20 +&zz_e zd zn esz &zz_n zd zn n @zz_1x2 ........ ... ..... ...... ..... zd:5 \ &zz_n n=3D1 zn=3D%zn_ax2 @@ -799,3 +800,13 @@ SUNPK_4sd 11000001 111 10101 111000 ....0 ...00 = @zz_4x2_n1 UUNPK_4bh 11000001 011 10101 111000 ....0 ...01 @zz_4x2_n1 UUNPK_4hs 11000001 101 10101 111000 ....0 ...01 @zz_4x2_n1 UUNPK_4sd 11000001 111 10101 111000 ....0 ...01 @zz_4x2_n1 + +ZIP_4 11000001 esz:2 1 10110 111000 ...00 ... 00 \ + &zz_e zd=3D%zd_ax4 zn=3D%zn_ax4 +ZIP_4 11000001 001 10111 111000 ...00 ... 00 \ + &zz_e esz=3D4 zd=3D%zd_ax4 zn=3D%zn_ax4 + +UZP_4 11000001 esz:2 1 10110 111000 ...00 ... 10 \ + &zz_e zd=3D%zd_ax4 zn=3D%zn_ax4 +UZP_4 11000001 001 10111 111000 ...00 ... 10 \ + &zz_e esz=3D4 zd=3D%zd_ax4 zn=3D%zn_ax4 --=20 2.43.0