From nobody Fri May 9 08:51:24 2025
Delivered-To: importer@patchew.org
Authentication-Results: mx.zohomail.com;
dkim=pass;
spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as
permitted sender)
smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org;
dmarc=pass(p=none dis=none) header.from=linaro.org
ARC-Seal: i=1; a=rsa-sha256; t=1738428492; cv=none;
d=zohomail.com; s=zohoarc;
b=Vx/0q+MDmYxsqhW8eqwbFHGqb+GxrzJ/d1+nySklWGiFNit1ranAXtgq3dXqtFrNhZkP3Ru7DZHKFhVWn6NCbVXnQh9OmFKfABdODJKqXNwX0UkqKfIpss14oF51Y/rrJuZdo3rY5tSPAXM4dzLdhzyKtP8XiXIvNhZ2xUlYDpY=
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=zohomail.com;
s=zohoarc;
t=1738428492;
h=Content-Type:Content-Transfer-Encoding:Date:Date:From:From:In-Reply-To:List-Subscribe:List-Post:List-Id:List-Archive:List-Help:List-Unsubscribe:MIME-Version:Message-ID:References:Sender:Subject:Subject:To:To:Message-Id:Reply-To:Cc;
bh=RLXYV1U2Ipah5ch43khqTFXtQ1hVs/UCdkWxQ2YtQhQ=;
b=GmBhbBq183vx8mU1GC0IIEsfJkULzsZEUfho3mRcbN3lQxXQjpk82cFKwFTbvoMyKOgFL3U9t5RIy+B4wf/hIHtmU2UtfgLEQVkJoIbpvqnZdhznk+7Ha1TfEyLJUSkz6vMem4YNVxkyrrUDJe3sNeIu5PtOI8dO5YjcGp5GaII=
ARC-Authentication-Results: i=1; mx.zohomail.com;
dkim=pass;
spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as
permitted sender)
smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org;
dmarc=pass header.from=<peter.maydell@linaro.org> (p=none dis=none)
Return-Path: <qemu-devel-bounces+importer=patchew.org@nongnu.org>
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) by
mx.zohomail.com
with SMTPS id 1738428492239401.3164571628338;
Sat, 1 Feb 2025 08:48:12 -0800 (PST)
Received: from localhost ([::1] helo=lists1p.gnu.org)
by lists.gnu.org with esmtp (Exim 4.90_1)
(envelope-from <qemu-devel-bounces@nongnu.org>)
id 1teGZC-0000dr-0G; Sat, 01 Feb 2025 11:41:58 -0500
Received: from eggs.gnu.org ([2001:470:142:3::10])
by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
(Exim 4.90_1) (envelope-from <peter.maydell@linaro.org>)
id 1teGYn-0007Sc-UD
for qemu-devel@nongnu.org; Sat, 01 Feb 2025 11:41:36 -0500
Received: from mail-wm1-x32c.google.com ([2a00:1450:4864:20::32c])
by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)
(Exim 4.90_1) (envelope-from <peter.maydell@linaro.org>)
id 1teGYl-0001M5-Sz
for qemu-devel@nongnu.org; Sat, 01 Feb 2025 11:41:33 -0500
Received: by mail-wm1-x32c.google.com with SMTP id
5b1f17b1804b1-4362bae4d7dso21809305e9.1
for <qemu-devel@nongnu.org>; Sat, 01 Feb 2025 08:41:31 -0800 (PST)
Received: from orth.archaic.org.uk (orth.archaic.org.uk. [2001:8b0:1d0::2])
by smtp.gmail.com with ESMTPSA id
5b1f17b1804b1-438dcc81d74sm127401525e9.37.2025.02.01.08.41.28
(version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
Sat, 01 Feb 2025 08:41:29 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
d=linaro.org; s=google; t=1738428090; x=1739032890; darn=nongnu.org;
h=content-transfer-encoding:mime-version:references:in-reply-to
:message-id:date:subject:to:from:from:to:cc:subject:date:message-id
:reply-to; bh=RLXYV1U2Ipah5ch43khqTFXtQ1hVs/UCdkWxQ2YtQhQ=;
b=FPfJ+yj8B9nERLgF7iX+hUnnYd1yOmiKR/mQXgr1ZoGSetPpy+2XRcxsRJxh3NFBL9
1Jnvs8xCXX/6YeR333vLW7rVgV1ff9Kcklf6/gzJvvhffJu+GclW+p16Gyp4/8CDBmDM
GcXjE/VgFTbN/UI9n/IYywEGexP3bt3aQR7kgJFxFdwwzVQCTQevb6uEkpLbvlLXpKty
aGfHsVK5gINwKW5knMVC/j6fdAvz9hRC2FFFG0dW1Fi7bPldV7zB4l9yoQMqlGySNguv
bGzOy8bhqVB///mxLSbUHXQaoRJ0NxrYGP4tpACcp85f6/EFvRso+vEu3RyAKwClbIjB
S+pw==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
d=1e100.net; s=20230601; t=1738428090; x=1739032890;
h=content-transfer-encoding:mime-version:references:in-reply-to
:message-id:date:subject:to:from:x-gm-message-state:from:to:cc
:subject:date:message-id:reply-to;
bh=RLXYV1U2Ipah5ch43khqTFXtQ1hVs/UCdkWxQ2YtQhQ=;
b=Ldyz9pf66We1mB5u9miq+vaeCC74xa8cxK7niq53OmbCGzCmjC7LlHchcoMAzxpmbc
3/ZlGAu7ZT5YPvgoPbxxcQtpnokKip8IbqXQGJzKSZNgZ3A3gzBi5k0N1LyO7CZ0cEj0
tQIwqTMhs+wRICxrGtYbpaWM7a2uIytt3/9XFxrY8larmuO/wnnBvWD5lpDIjqBndYor
CckUBj3YemG+UMgreLuy8Sx+jqabhvfPw5iBBQptoiMVJL3y6IUSFsZFWVMnrNTgz40s
4ksMNQCWj4ASadYfka8/gb+Z4jpQAgPBOxb7tNSDGfMAAXUuWjGKYFUZaQGTLheaxUjz
klMQ==
X-Forwarded-Encrypted: i=1;
AJvYcCVglT+Z3i/uUl6XCmzzVgon4+6BSmKUg2KS5HgpZp3lKS66RdXQuvTMV06hT/Pibt096+9qVxQZ07ef@nongnu.org
X-Gm-Message-State: AOJu0Yz7SEHE0qVIH7RMMTdjcRJnv9Q+s/HYXTJw9BdaOWixE93FyWCd
1vmbPzDmFF6b+YQjEu03kvKtvXF0Cbd7BlDouYRKXqPVmKq7AAGoBqcHHRI5QPqaxGR7FiWgqIR
1
X-Gm-Gg: ASbGncvqPin95i0Ty39Df0M2uogOJur7lnlNkLXHwVm2tINO/kNX5b8eTn/V+sd2pbC
ekDEVe/P1o+6IUSu7VgF1lVQKWLA2keuYBRLRwOkODRO1n18dFEdm7PVtHzPM/piDK3HvtOmYG7
SA4uA2da+2jzoP/ZoLOxu2pBaeFBCFVQll0DEMN4XXSNUgQ/tydAV+JOsF4OGSsJGglgD8G+MlV
jRnBMCloYGag8Y8AR3nKMH/KPe7lQ6mjIHBoIcJ1/pnF2qjo8I/2/u1z8znUkSUOS60qBSXP++a
KIsz2yv2Y4b+XfZZnEKX
X-Google-Smtp-Source:
AGHT+IHB0vRIrhGkvgu3zpddlwiF1R2cwJGh06ZEi667UoXs+BGSr2UhdUKwp4sGitSJYDMdv3FisQ==
X-Received: by 2002:a05:600c:1554:b0:436:faf1:9da with SMTP id
5b1f17b1804b1-438dc3a3f9emr142389345e9.2.1738428090424;
Sat, 01 Feb 2025 08:41:30 -0800 (PST)
From: Peter Maydell <peter.maydell@linaro.org>
To: qemu-arm@nongnu.org,
qemu-devel@nongnu.org
Subject: [PATCH v2 59/69] target/arm: Remove standard_fp_status
Date: Sat, 1 Feb 2025 16:40:02 +0000
Message-Id: <20250201164012.1660228-60-peter.maydell@linaro.org>
X-Mailer: git-send-email 2.34.1
In-Reply-To: <20250201164012.1660228-1-peter.maydell@linaro.org>
References: <20250201164012.1660228-1-peter.maydell@linaro.org>
MIME-Version: 1.0
Content-Type: text/plain; charset="utf-8"
Content-Transfer-Encoding: quoted-printable
Received-SPF: pass (zohomail.com: domain of gnu.org designates 209.51.188.17
as permitted sender) client-ip=209.51.188.17;
envelope-from=qemu-devel-bounces+importer=patchew.org@nongnu.org;
helo=lists.gnu.org;
Received-SPF: pass client-ip=2a00:1450:4864:20::32c;
envelope-from=peter.maydell@linaro.org; helo=mail-wm1-x32c.google.com
X-Spam_score_int: -20
X-Spam_score: -2.1
X-Spam_bar: --
X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,
RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,
SPF_PASS=-0.001 autolearn=unavailable autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Errors-To: qemu-devel-bounces+importer=patchew.org@nongnu.org
Sender: qemu-devel-bounces+importer=patchew.org@nongnu.org
X-ZohoMail-DKIM: pass (identity @linaro.org)
X-ZM-MESSAGEID: 1738428493688019000
From: Richard Henderson <richard.henderson@linaro.org>
Replace with fp_status[FPST_STD].
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
Reviewed-by: Philippe Mathieu-Daud=C3=A9 <philmd@linaro.org>
Message-id: 20250129013857.135256-9-richard.henderson@linaro.org
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
---
target/arm/cpu.h | 1 -
target/arm/cpu.c | 8 ++++----
target/arm/tcg/mve_helper.c | 28 ++++++++++++++--------------
target/arm/tcg/vec_helper.c | 4 ++--
target/arm/vfp_helper.c | 4 ++--
5 files changed, 22 insertions(+), 23 deletions(-)
diff --git a/target/arm/cpu.h b/target/arm/cpu.h
index 893a2cdd0a5..18afff85098 100644
--- a/target/arm/cpu.h
+++ b/target/arm/cpu.h
@@ -696,7 +696,6 @@ typedef struct CPUArchState {
float_status fp_status_f16_a64;
float_status ah_fp_status;
float_status ah_fp_status_f16;
- float_status standard_fp_status;
};
};
=20
diff --git a/target/arm/cpu.c b/target/arm/cpu.c
index b887edf1d19..26e3465a4b8 100644
--- a/target/arm/cpu.c
+++ b/target/arm/cpu.c
@@ -546,13 +546,13 @@ static void arm_cpu_reset_hold(Object *obj, ResetType=
type)
env->sau.ctrl =3D 0;
}
=20
- set_flush_to_zero(1, &env->vfp.standard_fp_status);
- set_flush_inputs_to_zero(1, &env->vfp.standard_fp_status);
- set_default_nan_mode(1, &env->vfp.standard_fp_status);
+ set_flush_to_zero(1, &env->vfp.fp_status[FPST_STD]);
+ set_flush_inputs_to_zero(1, &env->vfp.fp_status[FPST_STD]);
+ set_default_nan_mode(1, &env->vfp.fp_status[FPST_STD]);
set_default_nan_mode(1, &env->vfp.fp_status[FPST_STD_F16]);
arm_set_default_fp_behaviours(&env->vfp.fp_status_a32);
arm_set_default_fp_behaviours(&env->vfp.fp_status_a64);
- arm_set_default_fp_behaviours(&env->vfp.standard_fp_status);
+ arm_set_default_fp_behaviours(&env->vfp.fp_status[FPST_STD]);
arm_set_default_fp_behaviours(&env->vfp.fp_status_f16_a32);
arm_set_default_fp_behaviours(&env->vfp.fp_status_f16_a64);
arm_set_default_fp_behaviours(&env->vfp.fp_status[FPST_STD_F16]);
diff --git a/target/arm/tcg/mve_helper.c b/target/arm/tcg/mve_helper.c
index 911a53a23a8..3763d71e20b 100644
--- a/target/arm/tcg/mve_helper.c
+++ b/target/arm/tcg/mve_helper.c
@@ -2815,7 +2815,7 @@ DO_VMAXMINA(vminaw, 4, int32_t, uint32_t, DO_MIN)
continue; \
} \
fpst =3D (ESIZE =3D=3D 2) ? &env->vfp.fp_status[FPST_STD_F16] =
: \
- &env->vfp.standard_fp_status; \
+ &env->vfp.fp_status[FPST_STD]; \
if (!(mask & 1)) { \
/* We need the result but without updating flags */ \
scratch_fpst =3D *fpst; \
@@ -2889,7 +2889,7 @@ DO_2OP_FP_ALL(vminnma, minnuma)
continue; \
} \
fpst =3D (ESIZE =3D=3D 2) ? &env->vfp.fp_status[FPST_STD_F16] =
: \
- &env->vfp.standard_fp_status; \
+ &env->vfp.fp_status[FPST_STD]; \
if (!(tm & 1)) { \
/* We need the result but without updating flags */ \
scratch_fpst =3D *fpst; \
@@ -2927,7 +2927,7 @@ DO_VCADD_FP(vfcadd270s, 4, float32, float32_add, floa=
t32_sub)
continue; \
} \
fpst =3D (ESIZE =3D=3D 2) ? &env->vfp.fp_status[FPST_STD_F16] =
: \
- &env->vfp.standard_fp_status; \
+ &env->vfp.fp_status[FPST_STD]; \
if (!(mask & 1)) { \
/* We need the result but without updating flags */ \
scratch_fpst =3D *fpst; \
@@ -2965,7 +2965,7 @@ DO_VFMA(vfmss, 4, float32, true)
continue; \
} \
fpst0 =3D (ESIZE =3D=3D 2) ? &env->vfp.fp_status[FPST_STD_F16]=
: \
- &env->vfp.standard_fp_status; \
+ &env->vfp.fp_status[FPST_STD]; \
fpst1 =3D fpst0; \
if (!(mask & 1)) { \
scratch_fpst =3D *fpst0; \
@@ -3050,7 +3050,7 @@ DO_VCMLA(vcmla270s, 4, float32, 3, DO_VCMLAS)
continue; \
} \
fpst =3D (ESIZE =3D=3D 2) ? &env->vfp.fp_status[FPST_STD_F16] =
: \
- &env->vfp.standard_fp_status; \
+ &env->vfp.fp_status[FPST_STD]; \
if (!(mask & 1)) { \
/* We need the result but without updating flags */ \
scratch_fpst =3D *fpst; \
@@ -3085,7 +3085,7 @@ DO_2OP_FP_SCALAR_ALL(vfmul_scalar, mul)
continue; \
} \
fpst =3D (ESIZE =3D=3D 2) ? &env->vfp.fp_status[FPST_STD_F16] =
: \
- &env->vfp.standard_fp_status; \
+ &env->vfp.fp_status[FPST_STD]; \
if (!(mask & 1)) { \
/* We need the result but without updating flags */ \
scratch_fpst =3D *fpst; \
@@ -3118,7 +3118,7 @@ DO_2OP_FP_ACC_SCALAR(vfmas_scalars, 4, float32, DO_VF=
MAS_SCALARS)
TYPE ra =3D (TYPE)ra_in; \
float_status *fpst =3D (ESIZE =3D=3D 2) ? \
&env->vfp.fp_status[FPST_STD_F16] : \
- &env->vfp.standard_fp_status; \
+ &env->vfp.fp_status[FPST_STD]; \
for (e =3D 0; e < 16 / ESIZE; e++, mask >>=3D ESIZE) { \
if (mask & 1) { \
TYPE v =3D m[H##ESIZE(e)]; \
@@ -3169,7 +3169,7 @@ DO_FP_VMAXMINV(vminnmavs, 4, float32, true, float32_m=
innum)
continue; \
} \
fpst =3D (ESIZE =3D=3D 2) ? &env->vfp.fp_status[FPST_STD_F16] =
: \
- &env->vfp.standard_fp_status; \
+ &env->vfp.fp_status[FPST_STD]; \
if (!(mask & (1 << (e * ESIZE)))) { \
/* We need the result but without updating flags */ \
scratch_fpst =3D *fpst; \
@@ -3203,7 +3203,7 @@ DO_FP_VMAXMINV(vminnmavs, 4, float32, true, float32_m=
innum)
continue; \
} \
fpst =3D (ESIZE =3D=3D 2) ? &env->vfp.fp_status[FPST_STD_F16] =
: \
- &env->vfp.standard_fp_status; \
+ &env->vfp.fp_status[FPST_STD]; \
if (!(mask & (1 << (e * ESIZE)))) { \
/* We need the result but without updating flags */ \
scratch_fpst =3D *fpst; \
@@ -3268,7 +3268,7 @@ DO_VCMP_FP_BOTH(vfcmples, vfcmple_scalars, 4, float32=
, !DO_GT32)
continue; \
} \
fpst =3D (ESIZE =3D=3D 2) ? &env->vfp.fp_status[FPST_STD_F16] =
: \
- &env->vfp.standard_fp_status; \
+ &env->vfp.fp_status[FPST_STD]; \
if (!(mask & 1)) { \
/* We need the result but without updating flags */ \
scratch_fpst =3D *fpst; \
@@ -3302,7 +3302,7 @@ DO_VCVT_FIXED(vcvt_fu, 4, uint32_t, helper_vfp_touls_=
round_to_zero)
float_status scratch_fpst; \
float_status *base_fpst =3D (ESIZE =3D=3D 2) ? =
\
&env->vfp.fp_status[FPST_STD_F16] : \
- &env->vfp.standard_fp_status; \
+ &env->vfp.fp_status[FPST_STD]; \
uint32_t prev_rmode =3D get_float_rounding_mode(base_fpst); \
set_float_rounding_mode(rmode, base_fpst); \
for (e =3D 0; e < 16 / ESIZE; e++, mask >>=3D ESIZE) { =
\
@@ -3347,7 +3347,7 @@ static void do_vcvt_sh(CPUARMState *env, void *vd, vo=
id *vm, int top)
unsigned e;
float_status *fpst;
float_status scratch_fpst;
- float_status *base_fpst =3D &env->vfp.standard_fp_status;
+ float_status *base_fpst =3D &env->vfp.fp_status[FPST_STD];
bool old_fz =3D get_flush_to_zero(base_fpst);
set_flush_to_zero(false, base_fpst);
for (e =3D 0; e < 16 / 4; e++, mask >>=3D 4) {
@@ -3377,7 +3377,7 @@ static void do_vcvt_hs(CPUARMState *env, void *vd, vo=
id *vm, int top)
unsigned e;
float_status *fpst;
float_status scratch_fpst;
- float_status *base_fpst =3D &env->vfp.standard_fp_status;
+ float_status *base_fpst =3D &env->vfp.fp_status[FPST_STD];
bool old_fiz =3D get_flush_inputs_to_zero(base_fpst);
set_flush_inputs_to_zero(false, base_fpst);
for (e =3D 0; e < 16 / 4; e++, mask >>=3D 4) {
@@ -3428,7 +3428,7 @@ void HELPER(mve_vcvtt_hs)(CPUARMState *env, void *vd,=
void *vm)
continue; \
} \
fpst =3D (ESIZE =3D=3D 2) ? &env->vfp.fp_status[FPST_STD_F16] =
: \
- &env->vfp.standard_fp_status; \
+ &env->vfp.fp_status[FPST_STD]; \
if (!(mask & 1)) { \
/* We need the result but without updating flags */ \
scratch_fpst =3D *fpst; \
diff --git a/target/arm/tcg/vec_helper.c b/target/arm/tcg/vec_helper.c
index ff3f7d8208f..cffd0222602 100644
--- a/target/arm/tcg/vec_helper.c
+++ b/target/arm/tcg/vec_helper.c
@@ -2154,7 +2154,7 @@ void HELPER(gvec_fmlal_a32)(void *vd, void *vn, void =
*vm,
bool is_s =3D extract32(desc, SIMD_DATA_SHIFT, 1);
uint64_t negx =3D is_s ? 0x8000800080008000ull : 0;
=20
- do_fmlal(vd, vn, vm, &env->vfp.standard_fp_status, negx, 0, desc,
+ do_fmlal(vd, vn, vm, &env->vfp.fp_status[FPST_STD], negx, 0, desc,
get_flush_inputs_to_zero(&env->vfp.fp_status_f16_a32));
}
=20
@@ -2235,7 +2235,7 @@ void HELPER(gvec_fmlal_idx_a32)(void *vd, void *vn, v=
oid *vm,
bool is_s =3D extract32(desc, SIMD_DATA_SHIFT, 1);
uint64_t negx =3D is_s ? 0x8000800080008000ull : 0;
=20
- do_fmlal_idx(vd, vn, vm, &env->vfp.standard_fp_status, negx, 0, desc,
+ do_fmlal_idx(vd, vn, vm, &env->vfp.fp_status[FPST_STD], negx, 0, desc,
get_flush_inputs_to_zero(&env->vfp.fp_status_f16_a32));
}
=20
diff --git a/target/arm/vfp_helper.c b/target/arm/vfp_helper.c
index 4920afeb012..3180c125ca3 100644
--- a/target/arm/vfp_helper.c
+++ b/target/arm/vfp_helper.c
@@ -118,7 +118,7 @@ static uint32_t vfp_get_fpsr_from_host(CPUARMState *env)
uint32_t a32_flags =3D 0, a64_flags =3D 0;
=20
a32_flags |=3D get_float_exception_flags(&env->vfp.fp_status_a32);
- a32_flags |=3D get_float_exception_flags(&env->vfp.standard_fp_status);
+ a32_flags |=3D get_float_exception_flags(&env->vfp.fp_status[FPST_STD]=
);
/* FZ16 does not generate an input denormal exception. */
a32_flags |=3D (get_float_exception_flags(&env->vfp.fp_status_f16_a32)
& ~float_flag_input_denormal_flushed);
@@ -159,7 +159,7 @@ static void vfp_clear_float_status_exc_flags(CPUARMStat=
e *env)
set_float_exception_flags(0, &env->vfp.fp_status_a64);
set_float_exception_flags(0, &env->vfp.fp_status_f16_a32);
set_float_exception_flags(0, &env->vfp.fp_status_f16_a64);
- set_float_exception_flags(0, &env->vfp.standard_fp_status);
+ set_float_exception_flags(0, &env->vfp.fp_status[FPST_STD]);
set_float_exception_flags(0, &env->vfp.fp_status[FPST_STD_F16]);
set_float_exception_flags(0, &env->vfp.ah_fp_status);
set_float_exception_flags(0, &env->vfp.ah_fp_status_f16);
--=20
2.34.1