From nobody Sun Feb 8 22:08:18 2026 Delivered-To: importer@patchew.org Authentication-Results: mx.zohomail.com; dkim=fail; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=fail(p=reject dis=none) header.from=linux.vnet.ibm.com Return-Path: Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) by mx.zohomail.com with SMTPS id 1735874546102760.2785649031313; Thu, 2 Jan 2025 19:22:26 -0800 (PST) Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1tTYFo-0005aU-NS; Thu, 02 Jan 2025 22:21:40 -0500 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1tTYFm-0005ZL-9d; Thu, 02 Jan 2025 22:21:38 -0500 Received: from mx0a-001b2d01.pphosted.com ([148.163.156.1]) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1tTYFi-0001gt-PD; Thu, 02 Jan 2025 22:21:38 -0500 Received: from pps.filterd (m0356517.ppops.net [127.0.0.1]) by mx0a-001b2d01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 502HdMid002909; Fri, 3 Jan 2025 03:21:31 GMT Received: from pps.reinject (localhost [127.0.0.1]) by mx0a-001b2d01.pphosted.com (PPS) with ESMTPS id 43wk9gmhn6-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 03 Jan 2025 03:21:31 +0000 (GMT) Received: from m0356517.ppops.net (m0356517.ppops.net [127.0.0.1]) by pps.reinject (8.18.0.8/8.18.0.8) with ESMTP id 5033H3L0015230; Fri, 3 Jan 2025 03:21:30 GMT Received: from ppma13.dal12v.mail.ibm.com (dd.9e.1632.ip4.static.sl-reverse.com [50.22.158.221]) by mx0a-001b2d01.pphosted.com (PPS) with ESMTPS id 43wk9gmhn3-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 03 Jan 2025 03:21:30 +0000 (GMT) Received: from pps.filterd (ppma13.dal12v.mail.ibm.com [127.0.0.1]) by ppma13.dal12v.mail.ibm.com (8.18.1.2/8.18.1.2) with ESMTP id 5031SEB6004188; Fri, 3 Jan 2025 03:21:29 GMT Received: from smtprelay05.wdc07v.mail.ibm.com ([172.16.1.72]) by ppma13.dal12v.mail.ibm.com (PPS) with ESMTPS id 43twvk4fku-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 03 Jan 2025 03:21:29 +0000 Received: from smtpav06.dal12v.mail.ibm.com (smtpav06.dal12v.mail.ibm.com [10.241.53.105]) by smtprelay05.wdc07v.mail.ibm.com (8.14.9/8.14.9/NCO v10.0) with ESMTP id 5033LSi219792434 (version=TLSv1/SSLv3 cipher=DHE-RSA-AES256-GCM-SHA384 bits=256 verify=OK); Fri, 3 Jan 2025 03:21:28 GMT Received: from smtpav06.dal12v.mail.ibm.com (unknown [127.0.0.1]) by IMSVA (Postfix) with ESMTP id 2054D58043; Fri, 3 Jan 2025 03:21:28 +0000 (GMT) Received: from smtpav06.dal12v.mail.ibm.com (unknown [127.0.0.1]) by IMSVA (Postfix) with ESMTP id DDBBF58059; Fri, 3 Jan 2025 03:21:27 +0000 (GMT) Received: from gfwa829.aus.stglabs.ibm.com (unknown [9.3.84.19]) by smtpav06.dal12v.mail.ibm.com (Postfix) with ESMTP; Fri, 3 Jan 2025 03:21:27 +0000 (GMT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ibm.com; h=cc :content-transfer-encoding:date:from:in-reply-to:message-id :mime-version:references:subject:to; s=pp1; bh=tLwzrsuBaqVbsLdBf hMJyCZenFiFnElqO2zbPFbbjuI=; b=V78OMhcJOh62UmTDGs9HtDASbhUsKnzk2 zCpbcxfIaBjqF5pBbkkjsgPd5JXyQQ7q9bFWDGgPU3lhKeWnRV8njbF0f06IrKg2 idXep06wt+vJH0QW5Ve+02yWtn5IF+DgAB9/YTD+POmvCV9ktkr3mUUxhHfJT/gh lH4JbGRckVMjFoXi9nM2Y4qgoYlWSlxcYX5zna9RxZAkd8b/b3iQjDSLdFS/YnF+ cEJINm3cQPnhGl0ErlcqxohVvndCzZxvmxLOAPlHqug7ot1Yx0DfZWZcEfK1VNfM aiar88yBbRDMe8VL0YFrdIyLvj+1CmVbRMAQhIdPtgPD+m8RQtsZw== From: dan tan To: qemu-devel@nongnu.org Cc: qemu-ppc@nongnu.org, npiggin@gmail.com, danielhb413@gmail.com, harshpb@linux.ibm.com, dantan@linux.ibm.com Subject: [PATCH v2 1/2] ppc/pnv: Add new PowerPC Special Purpose Registers (DAWR1, DAWRX1) Date: Thu, 2 Jan 2025 21:21:11 -0600 Message-Id: <20250103032112.18247-2-dantan@linux.vnet.ibm.com> X-Mailer: git-send-email 2.39.5 In-Reply-To: <20250103032112.18247-1-dantan@linux.vnet.ibm.com> References: <20250103032112.18247-1-dantan@linux.vnet.ibm.com> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-TM-AS-GCONF: 00 X-Proofpoint-GUID: 12b8rg6X_kCYCe_Pp3WNFSVX9cIGzM2d X-Proofpoint-ORIG-GUID: pg5P-_6Is4FFtvft8Pf-YlsIyVXds7tf X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1051,Hydra:6.0.680,FMLib:17.12.62.30 definitions=2024-10-15_01,2024-10-11_01,2024-09-30_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 spamscore=0 impostorscore=0 suspectscore=0 priorityscore=1501 bulkscore=0 clxscore=1015 malwarescore=0 phishscore=0 lowpriorityscore=0 mlxscore=0 mlxlogscore=999 adultscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.19.0-2411120000 definitions=main-2501030023 Received-SPF: pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; envelope-from=qemu-devel-bounces+importer=patchew.org@nongnu.org; helo=lists.gnu.org; Received-SPF: none client-ip=148.163.156.1; envelope-from=dantan@linux.vnet.ibm.com; helo=mx0a-001b2d01.pphosted.com X-Spam_score_int: -26 X-Spam_score: -2.7 X-Spam_bar: -- X-Spam_report: (-2.7 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_LOW=-0.7, RCVD_IN_MSPIKE_H2=-0.001, RCVD_IN_VALIDITY_RPBL_BLOCKED=0.001, RCVD_IN_VALIDITY_SAFE_BLOCKED=0.001, SPF_HELO_NONE=0.001, SPF_NONE=0.001 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+importer=patchew.org@nongnu.org Sender: qemu-devel-bounces+importer=patchew.org@nongnu.org X-ZohoMail-DKIM: fail (Header signature does not verify) X-ZM-MESSAGEID: 1735874546870116600 Content-Type: text/plain; charset="utf-8" The handling of the following two registers are added to POWER10 - - DAWR1 (0x0bd, 189) - Data Address Watchpoint 1 - DAWRX1 (0x0b5, 181) - Data Address Watchpoint Extension 1 Signed-off-by: dan tan --- ver 2 summary: - spec reference: https://files.openpower.foundation/s/EgCy7C43p2NSRfR - corrected commit message format - combine DAWR(0/1) handling into a single function - add DAWR1 & DAWRX1 to init_proc_POWER10() only. --- include/hw/ppc/spapr.h | 2 +- target/ppc/cpu.h | 7 ++-- target/ppc/helper.h | 4 +-- target/ppc/spr_common.h | 2 ++ hw/ppc/spapr_hcall.c | 24 ++++++++------ target/ppc/cpu.c | 69 ++++++++++++++++++++++++++-------------- target/ppc/cpu_init.c | 15 +++++++++ target/ppc/excp_helper.c | 11 ++++++- target/ppc/machine.c | 5 ++- target/ppc/misc_helper.c | 8 ++--- target/ppc/translate.c | 21 ++++++++++-- 11 files changed, 121 insertions(+), 47 deletions(-) diff --git a/include/hw/ppc/spapr.h b/include/hw/ppc/spapr.h index af4aa1cb0f..8282136745 100644 --- a/include/hw/ppc/spapr.h +++ b/include/hw/ppc/spapr.h @@ -403,7 +403,7 @@ struct SpaprMachineState { =20 /* Values for 2nd argument to H_SET_MODE */ #define H_SET_MODE_RESOURCE_SET_CIABR 1 -#define H_SET_MODE_RESOURCE_SET_DAWR0 2 +#define H_SET_MODE_RESOURCE_SET_DAWR 2 #define H_SET_MODE_RESOURCE_ADDR_TRANS_MODE 3 #define H_SET_MODE_RESOURCE_LE 4 =20 diff --git a/target/ppc/cpu.h b/target/ppc/cpu.h index 2ffac2ed03..6d074e67dc 100644 --- a/target/ppc/cpu.h +++ b/target/ppc/cpu.h @@ -1261,6 +1261,7 @@ struct CPUArchState { ppc_slb_t slb[MAX_SLB_ENTRIES]; /* PowerPC 64 SLB area */ struct CPUBreakpoint *ciabr_breakpoint; struct CPUWatchpoint *dawr0_watchpoint; + struct CPUWatchpoint *dawr1_watchpoint; #endif target_ulong sr[32]; /* segment registers */ uint32_t nb_BATs; /* number of BATs */ @@ -1587,9 +1588,9 @@ void ppc_store_sdr1(CPUPPCState *env, target_ulong va= lue); void ppc_store_lpcr(PowerPCCPU *cpu, target_ulong val); void ppc_update_ciabr(CPUPPCState *env); void ppc_store_ciabr(CPUPPCState *env, target_ulong value); -void ppc_update_daw0(CPUPPCState *env); -void ppc_store_dawr0(CPUPPCState *env, target_ulong value); -void ppc_store_dawrx0(CPUPPCState *env, uint32_t value); +void ppc_update_daw(CPUPPCState *env, uint32_t daw); +void ppc_store_dawr(CPUPPCState *env, target_ulong value, uint32_t dawr); +void ppc_store_dawrx(CPUPPCState *env, uint32_t value, uint32_t dawrx); #endif /* !defined(CONFIG_USER_ONLY) */ void ppc_store_msr(CPUPPCState *env, target_ulong value); =20 diff --git a/target/ppc/helper.h b/target/ppc/helper.h index 5a77e761bd..28d6bf1bde 100644 --- a/target/ppc/helper.h +++ b/target/ppc/helper.h @@ -26,8 +26,8 @@ DEF_HELPER_2(rfebb, void, env, tl) DEF_HELPER_2(store_lpcr, void, env, tl) DEF_HELPER_2(store_pcr, void, env, tl) DEF_HELPER_2(store_ciabr, void, env, tl) -DEF_HELPER_2(store_dawr0, void, env, tl) -DEF_HELPER_2(store_dawrx0, void, env, tl) +DEF_HELPER_3(store_dawr, void, env, tl, i32) +DEF_HELPER_3(store_dawrx, void, env, tl, i32) DEF_HELPER_2(store_mmcr0, void, env, tl) DEF_HELPER_2(store_mmcr1, void, env, tl) DEF_HELPER_2(store_mmcrA, void, env, tl) diff --git a/target/ppc/spr_common.h b/target/ppc/spr_common.h index 01aff449bc..ff67139ec1 100644 --- a/target/ppc/spr_common.h +++ b/target/ppc/spr_common.h @@ -164,7 +164,9 @@ void spr_read_cfar(DisasContext *ctx, int gprn, int spr= n); void spr_write_cfar(DisasContext *ctx, int sprn, int gprn); void spr_write_ciabr(DisasContext *ctx, int sprn, int gprn); void spr_write_dawr0(DisasContext *ctx, int sprn, int gprn); +void spr_write_dawr1(DisasContext *ctx, int sprn, int gprn); void spr_write_dawrx0(DisasContext *ctx, int sprn, int gprn); +void spr_write_dawrx1(DisasContext *ctx, int sprn, int gprn); void spr_write_ureg(DisasContext *ctx, int sprn, int gprn); void spr_read_purr(DisasContext *ctx, int gprn, int sprn); void spr_write_purr(DisasContext *ctx, int sprn, int gprn); diff --git a/hw/ppc/spapr_hcall.c b/hw/ppc/spapr_hcall.c index 5e1d020e3d..e693e950a7 100644 --- a/hw/ppc/spapr_hcall.c +++ b/hw/ppc/spapr_hcall.c @@ -818,11 +818,11 @@ static target_ulong h_set_mode_resource_set_ciabr(Pow= erPCCPU *cpu, return H_SUCCESS; } =20 -static target_ulong h_set_mode_resource_set_dawr0(PowerPCCPU *cpu, - SpaprMachineState *spapr, - target_ulong mflags, - target_ulong value1, - target_ulong value2) +static target_ulong h_set_mode_resource_set_dawr(PowerPCCPU *cpu, + SpaprMachineState *spapr, + target_ulong mflags, + target_ulong value1, + target_ulong value2) { CPUPPCState *env =3D &cpu->env; =20 @@ -835,8 +835,12 @@ static target_ulong h_set_mode_resource_set_dawr0(Powe= rPCCPU *cpu, return H_P4; } =20 - ppc_store_dawr0(env, value1); - ppc_store_dawrx0(env, value2); + ppc_store_dawr(env, value1, SPR_DAWR0); + ppc_store_dawrx(env, value2, SPR_DAWRX0); + if (env->excp_model > POWERPC_EXCP_POWER10) { + ppc_store_dawr(env, value1, SPR_DAWR1); + ppc_store_dawrx(env, value2, SPR_DAWRX1); + } =20 return H_SUCCESS; } @@ -914,9 +918,9 @@ static target_ulong h_set_mode(PowerPCCPU *cpu, SpaprMa= chineState *spapr, ret =3D h_set_mode_resource_set_ciabr(cpu, spapr, args[0], args[2], args[3]); break; - case H_SET_MODE_RESOURCE_SET_DAWR0: - ret =3D h_set_mode_resource_set_dawr0(cpu, spapr, args[0], args[2], - args[3]); + case H_SET_MODE_RESOURCE_SET_DAWR: + ret =3D h_set_mode_resource_set_dawr(cpu, spapr, args[0], args[2], + args[3]); break; case H_SET_MODE_RESOURCE_LE: ret =3D h_set_mode_resource_le(cpu, spapr, args[0], args[2], args[= 3]); diff --git a/target/ppc/cpu.c b/target/ppc/cpu.c index e3ad8e0c27..d6a58b5497 100644 --- a/target/ppc/cpu.c +++ b/target/ppc/cpu.c @@ -130,23 +130,45 @@ void ppc_store_ciabr(CPUPPCState *env, target_ulong v= al) ppc_update_ciabr(env); } =20 -void ppc_update_daw0(CPUPPCState *env) +void ppc_update_daw(CPUPPCState *env, uint32_t spr_daw) { CPUState *cs =3D env_cpu(env); - target_ulong deaw =3D env->spr[SPR_DAWR0] & PPC_BITMASK(0, 60); - uint32_t dawrx =3D env->spr[SPR_DAWRX0]; - int mrd =3D extract32(dawrx, PPC_BIT_NR(48), 54 - 48); - bool dw =3D extract32(dawrx, PPC_BIT_NR(57), 1); - bool dr =3D extract32(dawrx, PPC_BIT_NR(58), 1); - bool hv =3D extract32(dawrx, PPC_BIT_NR(61), 1); - bool sv =3D extract32(dawrx, PPC_BIT_NR(62), 1); - bool pr =3D extract32(dawrx, PPC_BIT_NR(62), 1); + struct CPUWatchpoint **dawr_watchpt; + target_ulong deaw; + uint32_t dawrx; + int mrd, flags; + bool dw, dr, hv, sv, pr; vaddr len; - int flags; =20 - if (env->dawr0_watchpoint) { - cpu_watchpoint_remove_by_ref(cs, env->dawr0_watchpoint); - env->dawr0_watchpoint =3D NULL; + switch (spr_daw) { + case SPR_DAWR0: + case SPR_DAWRX0: + dawr_watchpt =3D &env->dawr0_watchpoint; + deaw =3D env->spr[SPR_DAWR0] & PPC_BITMASK(0, 60); + dawrx =3D env->spr[SPR_DAWRX0]; + break; + + case SPR_DAWR1: + case SPR_DAWRX1: + dawr_watchpt =3D &env->dawr1_watchpoint; + deaw =3D env->spr[SPR_DAWR1] & PPC_BITMASK(0, 60); + dawrx =3D env->spr[SPR_DAWRX1]; + break; + default: + dawrx =3D 0; + *dawr_watchpt =3D NULL; + break; + } + mrd =3D extract32(dawrx, PPC_BIT_NR(48), 54 - 48); + dw =3D extract32(dawrx, PPC_BIT_NR(57), 1); + dr =3D extract32(dawrx, PPC_BIT_NR(58), 1); + hv =3D extract32(dawrx, PPC_BIT_NR(61), 1); + sv =3D extract32(dawrx, PPC_BIT_NR(62), 1); + pr =3D extract32(dawrx, PPC_BIT_NR(62), 1); + + if (*dawr_watchpt) { + cpu_watchpoint_remove_by_ref(cs, *dawr_watchpt); + *dawr_watchpt =3D NULL; } =20 if (!dr && !dw) { @@ -166,30 +188,31 @@ void ppc_update_daw0(CPUPPCState *env) flags |=3D BP_MEM_WRITE; } =20 - cpu_watchpoint_insert(cs, deaw, len, flags, &env->dawr0_watchpoint); + cpu_watchpoint_insert(cs, deaw, len, flags, dawr_watchpt); } =20 -void ppc_store_dawr0(CPUPPCState *env, target_ulong val) +void ppc_store_dawr(CPUPPCState *env, target_ulong val, uint32_t dawr) { - env->spr[SPR_DAWR0] =3D val; - ppc_update_daw0(env); + env->spr[dawr] =3D val; + ppc_update_daw(env, dawr); } =20 -void ppc_store_dawrx0(CPUPPCState *env, uint32_t val) +void ppc_store_dawrx(CPUPPCState *env, uint32_t val, uint32_t dawrx) { int hrammc =3D extract32(val, PPC_BIT_NR(56), 1); =20 if (hrammc) { /* This might be done with a second watchpoint at the xor of DEAW[= 0] */ - qemu_log_mask(LOG_UNIMP, "%s: DAWRX0[HRAMMC] is unimplemented\n", + qemu_log_mask(LOG_UNIMP, "%s: DAWRX[HRAMMC] is unimplemented\n", __func__); } =20 - env->spr[SPR_DAWRX0] =3D val; - ppc_update_daw0(env); + env->spr[dawrx] =3D val; + ppc_update_daw(env, dawrx); } -#endif -#endif + +#endif /* TARGET_PPC64 */ +#endif /* !CONFIG_USER_ONLY */ =20 static inline void fpscr_set_rounding_mode(CPUPPCState *env) { diff --git a/target/ppc/cpu_init.c b/target/ppc/cpu_init.c index 1253dbf622..7844e16ea5 100644 --- a/target/ppc/cpu_init.c +++ b/target/ppc/cpu_init.c @@ -5910,6 +5910,20 @@ static void register_power10_dexcr_sprs(CPUPPCState = *env) 0); } =20 +static void register_power10_dbg_sprs(CPUPPCState *env) +{ + spr_register_kvm_hv(env, SPR_DAWR1, "DAWR1", + SPR_NOACCESS, SPR_NOACCESS, + SPR_NOACCESS, SPR_NOACCESS, + &spr_read_generic, &spr_write_dawr1, + KVM_REG_PPC_DAWR, 0x00000000); + spr_register_kvm_hv(env, SPR_DAWRX1, "DAWRX1", + SPR_NOACCESS, SPR_NOACCESS, + SPR_NOACCESS, SPR_NOACCESS, + &spr_read_generic, &spr_write_dawrx1, + KVM_REG_PPC_DAWRX, 0x00000000); +} + /* * Initialize PMU counter overflow timers for Power8 and * newer Power chips when using TCG. @@ -6568,6 +6582,7 @@ static void init_proc_POWER10(CPUPPCState *env) { register_power9_common_sprs(env); register_HEIR64_spr(env); + register_power10_dbg_sprs(env); register_power10_hash_sprs(env); register_power10_dexcr_sprs(env); register_power10_pmu_sup_sprs(env); diff --git a/target/ppc/excp_helper.c b/target/ppc/excp_helper.c index 9f811af0a4..9512525e52 100644 --- a/target/ppc/excp_helper.c +++ b/target/ppc/excp_helper.c @@ -3279,10 +3279,19 @@ bool ppc_cpu_debug_check_watchpoint(CPUState *cs, C= PUWatchpoint *wp) { #if defined(TARGET_PPC64) CPUPPCState *env =3D cpu_env(cs); + bool match =3D false; + uint32_t dawrx; =20 if (env->insns_flags2 & PPC2_ISA207S) { if (wp =3D=3D env->dawr0_watchpoint) { - uint32_t dawrx =3D env->spr[SPR_DAWRX0]; + dawrx =3D env->spr[SPR_DAWRX0]; + match =3D true; + } else if (wp =3D=3D env->dawr1_watchpoint) { + dawrx =3D env->spr[SPR_DAWRX1]; + match =3D true; + } + + if (match =3D=3D true) { bool wt =3D extract32(dawrx, PPC_BIT_NR(59), 1); bool wti =3D extract32(dawrx, PPC_BIT_NR(60), 1); bool hv =3D extract32(dawrx, PPC_BIT_NR(61), 1); diff --git a/target/ppc/machine.c b/target/ppc/machine.c index 717bf93e88..4c510e6fed 100644 --- a/target/ppc/machine.c +++ b/target/ppc/machine.c @@ -264,7 +264,10 @@ static int cpu_post_load(void *opaque, int version_id) /* Re-set breaks based on regs */ #if defined(TARGET_PPC64) ppc_update_ciabr(env); - ppc_update_daw0(env); + ppc_update_daw(env, SPR_DAWR0); + if (env->excp_model > POWERPC_EXCP_POWER10) { + ppc_update_daw(env, SPR_DAWR1); + } #endif /* * TCG needs to re-start the decrementer timer and/or raise the diff --git a/target/ppc/misc_helper.c b/target/ppc/misc_helper.c index f0ca80153b..1bebb5a8a7 100644 --- a/target/ppc/misc_helper.c +++ b/target/ppc/misc_helper.c @@ -223,14 +223,14 @@ void helper_store_ciabr(CPUPPCState *env, target_ulon= g value) ppc_store_ciabr(env, value); } =20 -void helper_store_dawr0(CPUPPCState *env, target_ulong value) +void helper_store_dawr(CPUPPCState *env, target_ulong value, uint32_t dawr) { - ppc_store_dawr0(env, value); + ppc_store_dawr(env, value, dawr); } =20 -void helper_store_dawrx0(CPUPPCState *env, target_ulong value) +void helper_store_dawrx(CPUPPCState *env, target_ulong value, uint32_t daw= rx) { - ppc_store_dawrx0(env, value); + ppc_store_dawrx(env, value, dawrx); } =20 /* diff --git a/target/ppc/translate.c b/target/ppc/translate.c index 47ca50a064..0187b5ab2f 100644 --- a/target/ppc/translate.c +++ b/target/ppc/translate.c @@ -628,14 +628,31 @@ void spr_write_ciabr(DisasContext *ctx, int sprn, int= gprn) void spr_write_dawr0(DisasContext *ctx, int sprn, int gprn) { translator_io_start(&ctx->base); - gen_helper_store_dawr0(tcg_env, cpu_gpr[gprn]); + gen_helper_store_dawr(tcg_env, cpu_gpr[gprn], + tcg_constant_i32(SPR_DAWR0)); } =20 void spr_write_dawrx0(DisasContext *ctx, int sprn, int gprn) { translator_io_start(&ctx->base); - gen_helper_store_dawrx0(tcg_env, cpu_gpr[gprn]); + gen_helper_store_dawrx(tcg_env, cpu_gpr[gprn], + tcg_constant_i32(SPR_DAWRX0)); } + +void spr_write_dawr1(DisasContext *ctx, int sprn, int gprn) +{ + translator_io_start(&ctx->base); + gen_helper_store_dawr(tcg_env, cpu_gpr[gprn], + tcg_constant_i32(SPR_DAWR1)); +} + +void spr_write_dawrx1(DisasContext *ctx, int sprn, int gprn) +{ + translator_io_start(&ctx->base); + gen_helper_store_dawrx(tcg_env, cpu_gpr[gprn], + tcg_constant_i32(SPR_DAWRX1)); +} + #endif /* defined(TARGET_PPC64) && !defined(CONFIG_USER_ONLY) */ =20 /* CTR */ --=20 2.39.5 From nobody Sun Feb 8 22:08:18 2026 Delivered-To: importer@patchew.org Authentication-Results: mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=pass(p=reject dis=none) header.from=linux.vnet.ibm.com ARC-Seal: i=1; a=rsa-sha256; t=1735874540; cv=none; d=zohomail.com; s=zohoarc; b=Scm192hXpttfKAqz+TZ4V2gkulLWn0TyP0D08Y1S2tYQRghYPNNkCbn7C/bZq87DYR8CuMw5Awc6htWlM2VlNoSvYK6ih8mNXZGqJHfbnAIVHUJJcKbD0kR/1p6m4f+rHzJyzdFSOGmIkHns3Ox+9njjBvcXf5TljQ84gctkU6E= ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=zohomail.com; s=zohoarc; t=1735874540; h=Content-Transfer-Encoding:Cc:Cc:Date:Date:From:From:In-Reply-To:List-Subscribe:List-Post:List-Id:List-Archive:List-Help:List-Unsubscribe:MIME-Version:Message-ID:References:Sender:Subject:Subject:To:To:Message-Id:Reply-To; bh=q1F8OYaLSp9KDQ66j1disqY3LdCXZYXBSU/8GC6tKV4=; b=AW5CLiY8MoZ/NRtdG2L1IQUN0Yv7QlMLQSR5/dPvqte6MuoNIF/Q5W1RIxugLiHL5hd7lNO1RLNgT3UcirrE3YYr8XzbihLq8Qb3p9F0D0gASz98yuaa51E8h5WEAYJyiOEkidbEfcvxuFm4nXUca5D9Xng2eJrNltXMKS2y3eM= ARC-Authentication-Results: i=1; mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=pass header.from= (p=reject dis=none) Return-Path: Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) by mx.zohomail.com with SMTPS id 1735874540341548.6615397421285; Thu, 2 Jan 2025 19:22:20 -0800 (PST) Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1tTYFp-0005ao-PD; Thu, 02 Jan 2025 22:21:41 -0500 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1tTYFm-0005Za-VY; Thu, 02 Jan 2025 22:21:38 -0500 Received: from mx0a-001b2d01.pphosted.com ([148.163.156.1]) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1tTYFi-0001gy-BC; Thu, 02 Jan 2025 22:21:38 -0500 Received: from pps.filterd (m0360083.ppops.net [127.0.0.1]) by mx0a-001b2d01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 502Mvlnj015976; Fri, 3 Jan 2025 03:21:31 GMT Received: from pps.reinject (localhost [127.0.0.1]) by mx0a-001b2d01.pphosted.com (PPS) with ESMTPS id 43wk9bck2r-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 03 Jan 2025 03:21:31 +0000 (GMT) Received: from m0360083.ppops.net (m0360083.ppops.net [127.0.0.1]) by pps.reinject (8.18.0.8/8.18.0.8) with ESMTP id 5033LVxE012838; Fri, 3 Jan 2025 03:21:31 GMT Received: from ppma22.wdc07v.mail.ibm.com (5c.69.3da9.ip4.static.sl-reverse.com [169.61.105.92]) by mx0a-001b2d01.pphosted.com (PPS) with ESMTPS id 43wk9bck2n-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 03 Jan 2025 03:21:30 +0000 (GMT) Received: from pps.filterd (ppma22.wdc07v.mail.ibm.com [127.0.0.1]) by ppma22.wdc07v.mail.ibm.com (8.18.1.2/8.18.1.2) with ESMTP id 502NnjAn014028; Fri, 3 Jan 2025 03:21:29 GMT Received: from smtprelay05.wdc07v.mail.ibm.com ([172.16.1.72]) by ppma22.wdc07v.mail.ibm.com (PPS) with ESMTPS id 43tv1ycres-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 03 Jan 2025 03:21:29 +0000 Received: from smtpav06.dal12v.mail.ibm.com (smtpav06.dal12v.mail.ibm.com [10.241.53.105]) by smtprelay05.wdc07v.mail.ibm.com (8.14.9/8.14.9/NCO v10.0) with ESMTP id 5033LSuc24445526 (version=TLSv1/SSLv3 cipher=DHE-RSA-AES256-GCM-SHA384 bits=256 verify=OK); Fri, 3 Jan 2025 03:21:28 GMT Received: from smtpav06.dal12v.mail.ibm.com (unknown [127.0.0.1]) by IMSVA (Postfix) with ESMTP id 4956B58059; Fri, 3 Jan 2025 03:21:28 +0000 (GMT) Received: from smtpav06.dal12v.mail.ibm.com (unknown [127.0.0.1]) by IMSVA (Postfix) with ESMTP id 20AAA58055; Fri, 3 Jan 2025 03:21:28 +0000 (GMT) Received: from gfwa829.aus.stglabs.ibm.com (unknown [9.3.84.19]) by smtpav06.dal12v.mail.ibm.com (Postfix) with ESMTP; Fri, 3 Jan 2025 03:21:28 +0000 (GMT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ibm.com; h=cc :content-transfer-encoding:date:from:in-reply-to:message-id :mime-version:references:subject:to; s=pp1; bh=q1F8OYaLSp9KDQ66j 1disqY3LdCXZYXBSU/8GC6tKV4=; b=gAv83XEFS3RMP51D2XPiaNTqb4W+qGUL1 Pda6uTaTEb4/53j5wLqG5pEdiLZOpNjsb+lunpi6kBhDiTAuemYQdyPXUMlTjcj0 quzYtYc13va8RS1i9zdYf6ZUCX03zUD9wQx7w3/J/uFmSe3iHWkVJD1COZasbb8f nMdNmVtyNorz50qo3lekLAZ6it6xP3vSzgOjZJ6Ap/+tW1QvFxv6907Q+3mPh0LI PUKv3sxi6wt0WILSL9InxU2e3zL66wAvDITVmPuFkaWrHTkJVLeyL/veEImdbzKM mUXfpVO2XzVTTcrSXuuqueJyq98xVBqNtK6HBdVrbkCz1pH3EwCig== From: dan tan To: qemu-devel@nongnu.org Cc: qemu-ppc@nongnu.org, npiggin@gmail.com, danielhb413@gmail.com, harshpb@linux.ibm.com, dantan@linux.ibm.com Subject: [PATCH v2 2/2] ppc/pnv: Add new PowerPC Special Purpose Registers (RWMR) Date: Thu, 2 Jan 2025 21:21:12 -0600 Message-Id: <20250103032112.18247-3-dantan@linux.vnet.ibm.com> X-Mailer: git-send-email 2.39.5 In-Reply-To: <20250103032112.18247-1-dantan@linux.vnet.ibm.com> References: <20250103032112.18247-1-dantan@linux.vnet.ibm.com> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-TM-AS-GCONF: 00 X-Proofpoint-GUID: e-5K3WhmaWFK4Zwnit1gNt8slfC1LRZa X-Proofpoint-ORIG-GUID: WJNa2Sd7f097pujLlAEMGO_9bfnob1g9 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1051,Hydra:6.0.680,FMLib:17.12.62.30 definitions=2024-10-15_01,2024-10-11_01,2024-09-30_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 suspectscore=0 phishscore=0 spamscore=0 adultscore=0 mlxscore=0 clxscore=1015 mlxlogscore=929 lowpriorityscore=0 priorityscore=1501 malwarescore=0 bulkscore=0 impostorscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.19.0-2411120000 definitions=main-2501030023 Received-SPF: pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; envelope-from=qemu-devel-bounces+importer=patchew.org@nongnu.org; helo=lists.gnu.org; Received-SPF: none client-ip=148.163.156.1; envelope-from=dantan@linux.vnet.ibm.com; helo=mx0a-001b2d01.pphosted.com X-Spam_score_int: -26 X-Spam_score: -2.7 X-Spam_bar: -- X-Spam_report: (-2.7 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_LOW=-0.7, RCVD_IN_MSPIKE_H2=-0.001, RCVD_IN_VALIDITY_RPBL_BLOCKED=0.001, RCVD_IN_VALIDITY_SAFE_BLOCKED=0.001, SPF_HELO_NONE=0.001, SPF_NONE=0.001 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+importer=patchew.org@nongnu.org Sender: qemu-devel-bounces+importer=patchew.org@nongnu.org X-ZohoMail-DKIM: pass (identity @ibm.com) X-ZM-MESSAGEID: 1735874541165116600 Content-Type: text/plain; charset="utf-8" Register RWMR - Region Weighted Mode Register for privileged access in Power9 and Power10 It controls what the SPURR register produces. Specs: - Power9: https://ibm.ent.box.com/s/tmklq90ze7aj8f4n32er1mu3sy9u8k3k - Power10: https://files.openpower.foundation/s/EgCy7C43p2NSRfR Signed-off-by: dan tan --- Ver 2 summary: - corrected the previous definition as ITV1 - spec reference: https://ibm.ent.box.com/s/tmklq90ze7aj8f4n32er1mu3sy9u8k3k (Power9) - it appears that part of the previous upstream submission SPRs (SPR_POWER_MMCR3, SPR_POWER_SIER2, SPR_POWER_SIER3) are already in the current master. Therefore, removed those from this request. --- target/ppc/cpu.h | 1 + target/ppc/cpu_init.c | 5 +++++ 2 files changed, 6 insertions(+) diff --git a/target/ppc/cpu.h b/target/ppc/cpu.h index 6d074e67dc..fefc741672 100644 --- a/target/ppc/cpu.h +++ b/target/ppc/cpu.h @@ -2099,6 +2099,7 @@ void ppc_compat_add_property(Object *obj, const char = *name, #define SPR_440_INV3 (0x373) #define SPR_440_ITV0 (0x374) #define SPR_440_ITV1 (0x375) +#define SPR_RWMR (0x375) #define SPR_440_ITV2 (0x376) #define SPR_440_ITV3 (0x377) #define SPR_440_CCR1 (0x378) diff --git a/target/ppc/cpu_init.c b/target/ppc/cpu_init.c index 7844e16ea5..356eda7f93 100644 --- a/target/ppc/cpu_init.c +++ b/target/ppc/cpu_init.c @@ -5773,6 +5773,11 @@ static void register_power9_book4_sprs(CPUPPCState *= env) SPR_NOACCESS, SPR_NOACCESS, &spr_read_generic, &spr_write_generic, KVM_REG_PPC_WORT, 0); + spr_register_hv(env, SPR_RWMR, "RWMR", + SPR_NOACCESS, SPR_NOACCESS, + &spr_access_nop, &spr_write_generic, + &spr_access_nop, &spr_write_generic, + 0x00000000); #endif } =20 --=20 2.39.5