From nobody Wed May 14 19:08:40 2025
Delivered-To: importer@patchew.org
Authentication-Results: mx.zohomail.com;
dkim=pass;
spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as
permitted sender)
smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org;
dmarc=pass(p=reject dis=none) header.from=sifive.com
ARC-Seal: i=1; a=rsa-sha256; t=1734416760; cv=none;
d=zohomail.com; s=zohoarc;
b=EfGAel47OsNdtq1/bnN//DlYCH/4gXqh7rX8WQQFygwbFkYGbsa2f2NExWGy14ju17l16hJVSBLcwSDuLuBcwPdL+/ZwKZiRVX061PUhrFzXbT3YhOjfLs6SsfYcr8Rk3xJeVgNwgqrZ7Kg3B04kgUT8J+VBMSdd+nHCs6Spe1Q=
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=zohomail.com;
s=zohoarc;
t=1734416760;
h=Content-Transfer-Encoding:Cc:Cc:Date:Date:From:From:In-Reply-To:List-Subscribe:List-Post:List-Id:List-Archive:List-Help:List-Unsubscribe:MIME-Version:Message-ID:References:Sender:Subject:Subject:To:To:Message-Id:Reply-To;
bh=1YBszf0JEY6lGH98UF5Cbrpj+6ZfpD+LYDcXM9Rwtik=;
b=iTd+JBKtFhyrv4Y0Ydwx/JHWgpQ2pKk3hIXdkQQuJytVBw8wU78DH7tJBEAWCt3vg3HHtR+iK5uWwF8cAI+wHp3ZT1U2KrjHrBUnI9CteN/Zt9Q/Dkg0sSqwlmP07c3BduLJNsyIUXNPMm+NoXDfjlG1MqkpboxYAu4jbPcNSkc=
ARC-Authentication-Results: i=1; mx.zohomail.com;
dkim=pass;
spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as
permitted sender)
smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org;
dmarc=pass header.from=<frank.chang@sifive.com> (p=reject dis=none)
Return-Path: <qemu-devel-bounces+importer=patchew.org@nongnu.org>
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) by
mx.zohomail.com
with SMTPS id 17344167602242.0952892010800497;
Mon, 16 Dec 2024 22:26:00 -0800 (PST)
Received: from localhost ([::1] helo=lists1p.gnu.org)
by lists.gnu.org with esmtp (Exim 4.90_1)
(envelope-from <qemu-devel-bounces@nongnu.org>)
id 1tNR1O-00036U-Ax; Tue, 17 Dec 2024 01:25:30 -0500
Received: from eggs.gnu.org ([2001:470:142:3::10])
by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
(Exim 4.90_1) (envelope-from <frank.chang@sifive.com>)
id 1tNR1A-0002zF-Pv
for qemu-devel@nongnu.org; Tue, 17 Dec 2024 01:25:16 -0500
Received: from mail-pf1-x42c.google.com ([2607:f8b0:4864:20::42c])
by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)
(Exim 4.90_1) (envelope-from <frank.chang@sifive.com>)
id 1tNR17-00054L-MP
for qemu-devel@nongnu.org; Tue, 17 Dec 2024 01:25:16 -0500
Received: by mail-pf1-x42c.google.com with SMTP id
d2e1a72fcca58-728e729562fso4180164b3a.0
for <qemu-devel@nongnu.org>; Mon, 16 Dec 2024 22:25:13 -0800 (PST)
Received: from fchang-1826.internal.sifive.com ([210.176.154.33])
by smtp.gmail.com with ESMTPSA id
d2e1a72fcca58-72925e6e8b1sm4354301b3a.139.2024.12.16.22.25.09
(version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
Mon, 16 Dec 2024 22:25:11 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
d=sifive.com; s=google; t=1734416712; x=1735021512; darn=nongnu.org;
h=content-transfer-encoding:mime-version:references:in-reply-to
:message-id:date:subject:cc:to:from:from:to:cc:subject:date
:message-id:reply-to;
bh=1YBszf0JEY6lGH98UF5Cbrpj+6ZfpD+LYDcXM9Rwtik=;
b=L5jMV+GAnm+VDqHqhuccHbccJqf3HXZA+Fmo6ba6V/Qw7x5SVWsON2VpwcWHmo7Ddw
mqwQknYk0P6T9wwJnZwbPmP9XhKh2+3bpb0c4vdeDkI4VhsFCDl1MxrScgw4bDKh1aP+
LVgzcXXi66P7HMAKE5UUcFA/PCyc0cMzgRzia2I9dqZshWAsQYvEctm/HnifEpB1Lv4A
KnF5PCi4o+bBhZPiYQJj0wsnKvxxK3qerPpbOUnGMH7ok7ZJtgGbny2qryHiDWkNB00X
0bus9Lolm4Bt6/6D0QM9hV3/LPZKSI3MeA+OnRYBLjg3qwBvbQeKvLAeytfT9S/tlr2i
tWww==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
d=1e100.net; s=20230601; t=1734416712; x=1735021512;
h=content-transfer-encoding:mime-version:references:in-reply-to
:message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc
:subject:date:message-id:reply-to;
bh=1YBszf0JEY6lGH98UF5Cbrpj+6ZfpD+LYDcXM9Rwtik=;
b=p7B9KMGC8p53YD08vHbffWSK596TtUkJ6yoPlCjImKEBr8KhfMPnOhsXlLIQkP4JUy
/6KX2KgDV4s9l5tv5bKcg5wqlG25ys9zgyMM1fglReqtPDl7rwwqM4rGaDjGBt4Y5wwy
x2z2a33ymUel78JmkQ+ZlSxHvfZfbw2XyedmfdBq86N0fGV+TT1DuJB341/a475jjq9i
pxH5ZnG0YcNFc2GTB06MVGRJyH7Mhw9hZ9XucznN+/u5VyxBftFfDMlnnQciBgtq/s+9
HttDc3cfV9dSW8zE1sBi4ru6LauYmdGDexaSMwUesAprdXTBNlw//poCAfCEAZ7gvUH7
WQTA==
X-Gm-Message-State: AOJu0Ywj6qCilM2zu6EjAZ02+UwCYmOn29lJ0ndGXam34LufEaOVBgbj
3r3NmVF/J9Fl5XAkboWZmhavLb2UpcanXnMxchIUIAvYDr8BXtZnjPAD3qB5szIgyE8DJ1xa/9W
7IPHd1PdTwWzu1H7nAU6OJqF7fgXcvkITNJ0Knkd6oNUfH65CRg2a27KdOBqMopHHIvbzl+A6gB
hRA+uAUAzI1ejtimBx8qJuFEQXjo55WX2IlkSzWu7tiA==
X-Gm-Gg: ASbGncuslUBI+L2uMfJvFcuu9lCwqtanzscCdH4h4w4RYnP6zNk5qHAvXJA8RFqkBR5
4ybeSDAtvpMy4BvGtwLZ7rHS+wrNwmD0Kwjn9weoQwCR3g43lH9//F/ZoN6xnfo9oIg33eVCliS
S+kUXZX14DQ+aGOnXluD2jXRX+27xJrFZ66x/N1iGEnXIgK/WpoVq1Gjpuphej2bkht86AZodel
75lb2p4Xw9ZwH/GcNAAbyBRy+ubSjY7cUywGTnruz28KowE0uA97DmgLyoUkRBwc+qc4X5xwQCr
J3CBmIkWqB8=
X-Google-Smtp-Source:
AGHT+IEsCps6JcmiXQ13A8bvBhhQaAz2zYfx9lwwi+Fq2rY8xMTRnyswiZeaA0QlY7alWQe1NS9uNg==
X-Received: by 2002:a05:6a21:3947:b0:1dc:e8d:c8f0 with SMTP id
adf61e73a8af0-1e1dfe12af4mr24555198637.29.1734416711618;
Mon, 16 Dec 2024 22:25:11 -0800 (PST)
From: frank.chang@sifive.com
To: qemu-devel@nongnu.org,
qemu-riscv@nongnu.org
Cc: Palmer Dabbelt <palmer@dabbelt.com>,
Alistair Francis <alistair.francis@wdc.com>, Bin Meng <bmeng.cn@gmail.com>,
Weiwei Li <liwei1518@gmail.com>,
Daniel Henrique Barboza <dbarboza@ventanamicro.com>,
Liu Zhiwei <zhiwei_liu@linux.alibaba.com>, Tommy Wu <tommy.wu@sifive.com>,
Frank Chang <frank.chang@sifive.com>
Subject: [PATCH v10 4/7] target/riscv: Add Smrnmi mnret instruction
Date: Tue, 17 Dec 2024 14:24:37 +0800
Message-Id: <20241217062440.884261-5-frank.chang@sifive.com>
X-Mailer: git-send-email 2.34.1
In-Reply-To: <20241217062440.884261-1-frank.chang@sifive.com>
References: <20241217062440.884261-1-frank.chang@sifive.com>
MIME-Version: 1.0
Content-Transfer-Encoding: quoted-printable
Received-SPF: pass (zohomail.com: domain of gnu.org designates 209.51.188.17
as permitted sender) client-ip=209.51.188.17;
envelope-from=qemu-devel-bounces+importer=patchew.org@nongnu.org;
helo=lists.gnu.org;
Received-SPF: pass client-ip=2607:f8b0:4864:20::42c;
envelope-from=frank.chang@sifive.com; helo=mail-pf1-x42c.google.com
X-Spam_score_int: -20
X-Spam_score: -2.1
X-Spam_bar: --
X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,
RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,
SPF_PASS=-0.001 autolearn=ham autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Errors-To: qemu-devel-bounces+importer=patchew.org@nongnu.org
Sender: qemu-devel-bounces+importer=patchew.org@nongnu.org
X-ZohoMail-DKIM: pass (identity @sifive.com)
X-ZM-MESSAGEID: 1734416761706116600
Content-Type: text/plain; charset="utf-8"
From: Tommy Wu <tommy.wu@sifive.com>
This patch adds a new instruction 'mnret'. 'mnret' is an M-mode-only
instruction that uses the values in `mnepc` and `mnstatus` to return to the
program counter, privilege mode, and virtualization mode of the
interrupted context.
Signed-off-by: Frank Chang <frank.chang@sifive.com>
Signed-off-by: Tommy Wu <tommy.wu@sifive.com>
Reviewed-by: Daniel Henrique Barboza <dbarboza@ventanamicro.com>
---
target/riscv/helper.h | 1 +
target/riscv/insn32.decode | 3 ++
.../riscv/insn_trans/trans_privileged.c.inc | 20 +++++++++
target/riscv/op_helper.c | 45 ++++++++++++++++---
4 files changed, 64 insertions(+), 5 deletions(-)
diff --git a/target/riscv/helper.h b/target/riscv/helper.h
index 451261ce5a..16ea240d26 100644
--- a/target/riscv/helper.h
+++ b/target/riscv/helper.h
@@ -131,6 +131,7 @@ DEF_HELPER_6(csrrw_i128, tl, env, int, tl, tl, tl, tl)
#ifndef CONFIG_USER_ONLY
DEF_HELPER_1(sret, tl, env)
DEF_HELPER_1(mret, tl, env)
+DEF_HELPER_1(mnret, tl, env)
DEF_HELPER_1(wfi, void, env)
DEF_HELPER_1(wrs_nto, void, env)
DEF_HELPER_1(tlb_flush, void, env)
diff --git a/target/riscv/insn32.decode b/target/riscv/insn32.decode
index e9139ec1b9..942c434c6e 100644
--- a/target/riscv/insn32.decode
+++ b/target/riscv/insn32.decode
@@ -121,6 +121,9 @@ wfi 0001000 00101 00000 000 00000 1110011
sfence_vma 0001001 ..... ..... 000 00000 1110011 @sfence_vma
sfence_vm 0001000 00100 ..... 000 00000 1110011 @sfence_vm
=20
+# *** NMI ***
+mnret 0111000 00010 00000 000 00000 1110011
+
# *** RV32I Base Instruction Set ***
lui .................... ..... 0110111 @u
{
diff --git a/target/riscv/insn_trans/trans_privileged.c.inc b/target/riscv/=
insn_trans/trans_privileged.c.inc
index ecd3b8b2c9..73f940d406 100644
--- a/target/riscv/insn_trans/trans_privileged.c.inc
+++ b/target/riscv/insn_trans/trans_privileged.c.inc
@@ -18,6 +18,12 @@
* this program. If not, see <http://www.gnu.org/licenses/>.
*/
=20
+#define REQUIRE_SMRNMI(ctx) do { \
+ if (!ctx->cfg_ptr->ext_smrnmi) { \
+ return false; \
+ } \
+} while (0)
+
static bool trans_ecall(DisasContext *ctx, arg_ecall *a)
{
/* always generates U-level ECALL, fixed in do_interrupt handler */
@@ -106,6 +112,20 @@ static bool trans_mret(DisasContext *ctx, arg_mret *a)
#endif
}
=20
+static bool trans_mnret(DisasContext *ctx, arg_mnret *a)
+{
+#ifndef CONFIG_USER_ONLY
+ REQUIRE_SMRNMI(ctx);
+ decode_save_opc(ctx, 0);
+ gen_helper_mnret(cpu_pc, tcg_env);
+ tcg_gen_exit_tb(NULL, 0); /* no chaining */
+ ctx->base.is_jmp =3D DISAS_NORETURN;
+ return true;
+#else
+ return false;
+#endif
+}
+
static bool trans_wfi(DisasContext *ctx, arg_wfi *a)
{
#ifndef CONFIG_USER_ONLY
diff --git a/target/riscv/op_helper.c b/target/riscv/op_helper.c
index eddedacf4b..63ec53e992 100644
--- a/target/riscv/op_helper.c
+++ b/target/riscv/op_helper.c
@@ -321,24 +321,30 @@ target_ulong helper_sret(CPURISCVState *env)
return retpc;
}
=20
-target_ulong helper_mret(CPURISCVState *env)
+static void check_ret_from_m_mode(CPURISCVState *env, target_ulong retpc,
+ target_ulong prev_priv)
{
if (!(env->priv >=3D PRV_M)) {
riscv_raise_exception(env, RISCV_EXCP_ILLEGAL_INST, GETPC());
}
=20
- target_ulong retpc =3D env->mepc;
if (!riscv_has_ext(env, RVC) && (retpc & 0x3)) {
riscv_raise_exception(env, RISCV_EXCP_INST_ADDR_MIS, GETPC());
}
=20
- uint64_t mstatus =3D env->mstatus;
- target_ulong prev_priv =3D get_field(mstatus, MSTATUS_MPP);
-
if (riscv_cpu_cfg(env)->pmp &&
!pmp_get_num_rules(env) && (prev_priv !=3D PRV_M)) {
riscv_raise_exception(env, RISCV_EXCP_INST_ACCESS_FAULT, GETPC());
}
+}
+
+target_ulong helper_mret(CPURISCVState *env)
+{
+ target_ulong retpc =3D env->mepc;
+ uint64_t mstatus =3D env->mstatus;
+ target_ulong prev_priv =3D get_field(mstatus, MSTATUS_MPP);
+
+ check_ret_from_m_mode(env, retpc, prev_priv);
=20
target_ulong prev_virt =3D get_field(env->mstatus, MSTATUS_MPV) &&
(prev_priv !=3D PRV_M);
@@ -370,6 +376,35 @@ target_ulong helper_mret(CPURISCVState *env)
return retpc;
}
=20
+target_ulong helper_mnret(CPURISCVState *env)
+{
+ target_ulong retpc =3D env->mnepc;
+ target_ulong prev_priv =3D get_field(env->mnstatus, MNSTATUS_MNPP);
+ target_ulong prev_virt;
+
+ check_ret_from_m_mode(env, retpc, prev_priv);
+
+ prev_virt =3D get_field(env->mnstatus, MNSTATUS_MNPV) &&
+ (prev_priv !=3D PRV_M);
+ env->mnstatus =3D set_field(env->mnstatus, MNSTATUS_NMIE, true);
+
+ /*
+ * If MNRET changes the privilege mode to a mode
+ * less privileged than M, it also sets mstatus.MPRV to 0.
+ */
+ if (prev_priv < PRV_M) {
+ env->mstatus =3D set_field(env->mstatus, MSTATUS_MPRV, false);
+ }
+
+ if (riscv_has_ext(env, RVH) && prev_virt) {
+ riscv_cpu_swap_hypervisor_regs(env);
+ }
+
+ riscv_cpu_set_mode(env, prev_priv, prev_virt);
+
+ return retpc;
+}
+
void helper_wfi(CPURISCVState *env)
{
CPUState *cs =3D env_cpu(env);
--=20
2.34.1