From nobody Sat Nov 23 18:17:48 2024 Delivered-To: importer@patchew.org Authentication-Results: mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=pass(p=none dis=none) header.from=linaro.org ARC-Seal: i=1; a=rsa-sha256; t=1731781012; cv=none; d=zohomail.com; s=zohoarc; b=Nx6yQm2AcJ+TjDgpbmPkNoef1GIgrntpNj9mjb4UU9o9pit6dUlKFaQc2zRNaYFfWqWci9p+tfGw13Ykuo2OzAvQu1WtK209pBmw4QfMtg97ECAm20N8ngQomlXCjM84cfj9Yo9/E0alXixiQM0BJBc1m+DJEG/5pZIbkHiElNU= ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=zohomail.com; s=zohoarc; t=1731781012; h=Content-Type:Content-Transfer-Encoding:Cc:Cc:Date:Date:From:From:List-Subscribe:List-Post:List-Id:List-Archive:List-Help:List-Unsubscribe:MIME-Version:Message-ID:Sender:Subject:Subject:To:To:Message-Id:Reply-To; bh=q6tr4L5Awk6MF5nkShlTZsV/p9lj5pTzBeIQEchqGPY=; b=FtxunU7GZcw/kXeFyEGmzuadLSxBh6wxvz5VzemVwzlwPWqo9ihZceCThzLksvXYmh6aHTAGlTk3w8u+KKoFzrkg4snQNAhesX4vrjKi3wORwsBEH5R6s0gSdK+TsydlnV38CI/erJAqj7kGimzpUXIFb4VTFSTZXmKWCC0Pppk= ARC-Authentication-Results: i=1; mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=pass header.from= (p=none dis=none) Return-Path: Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) by mx.zohomail.com with SMTPS id 1731781012026838.5893304270277; Sat, 16 Nov 2024 10:16:52 -0800 (PST) Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1tCNL0-00031e-82; Sat, 16 Nov 2024 13:16:04 -0500 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1tCNKv-000319-QJ for qemu-devel@nongnu.org; Sat, 16 Nov 2024 13:15:57 -0500 Received: from mail-ed1-x52e.google.com ([2a00:1450:4864:20::52e]) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1tCNKt-0000Lc-Ua for qemu-devel@nongnu.org; Sat, 16 Nov 2024 13:15:57 -0500 Received: by mail-ed1-x52e.google.com with SMTP id 4fb4d7f45d1cf-5ceb03aadb1so2285461a12.0 for ; Sat, 16 Nov 2024 10:15:53 -0800 (PST) Received: from localhost.localdomain (adsl-27.37.6.161.tellas.gr. [37.6.161.27]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-aa20df508f8sm337078666b.63.2024.11.16.10.15.50 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 16 Nov 2024 10:15:51 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1731780952; x=1732385752; darn=nongnu.org; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=q6tr4L5Awk6MF5nkShlTZsV/p9lj5pTzBeIQEchqGPY=; b=tVcAdw8ytc5UDb2ADQb4oUFb0rth+tKGXUuN2fjxMgaR71+R0Wwa3aN1P1g8MiMdak NOGUjOw1u12eCkIqltGV7HFMxM9NdGd/uNDl+zhICdD6ZKH1FYx47Cx2Gu8EZc4J2goT AhCUCqbhRyAx6g0Gy4ZGMEfOfZP7WCKs2hz3gWTRKJcOyJSB0LvN08mg+dI5QNBHE84j 15t6fioxlHi/eq4GwNqbzB4tV7M5F32xg3D3CKII+1Ux5NQ5LIf+N66+ls3JHhJpDGb8 xfgn0Zfmis4OisAYvs1ED6oaqORYh5WvRo60iPRW72BYZ5PCvmkJM/L2R1p/G38Xoihp INCw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1731780952; x=1732385752; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=q6tr4L5Awk6MF5nkShlTZsV/p9lj5pTzBeIQEchqGPY=; b=stQ7EPEPsmQ6bPmtzdu23HPWjgux253yvgB4goMvPiYzqr9rjiuVktKw8hLWnvFuHU Mm0G8+DCnk+hHKAcgBLgqxjMfV0FJ0U+G2eAy/xhQB1FszAYDvxlonxQf45UpHBPJ6aF mR7T0B+4mhL2+otdt7o9cX4GHGKnLpGH1VnI0ENjaQyqDAESbPIQT9bGIAAnmfO2bNmT dc11Rw70bfJs4TOAPcv+I1G2CTrE94cxiA5WoUSyrxDVb16Da0s4ko8X6eB64bKEfpEr 6Kz96E1PEN7Ky33pT7suNP8OeWY37x5O3HAj9DOkbUfPOhB0ht7QM3QevvrsO3NRmi0Q 2oPA== X-Gm-Message-State: AOJu0Yz+xCu/Ah+nxjg47XpjDK9ehUGxWzwSsapEP0SalVU5BVqPboso ZVLciDYqVfObIRmoGSjYSm14Nw7k3PflpnRHBGZf6JAnGRc1YVXH0Va/pca3JGzQa9w6fPfiaQG iNi4= X-Google-Smtp-Source: AGHT+IFQHfHmFdH8kcxV7YarABAGbtbo1ZDIj3wmKqiWDqSgoUYUTwslymTqBxEUcp7Vj8TlZ3eouw== X-Received: by 2002:a17:907:a4b:b0:aa1:e04f:e37f with SMTP id a640c23a62f3a-aa4833e9adamr558597966b.6.1731780952164; Sat, 16 Nov 2024 10:15:52 -0800 (PST) From: Manos Pitsidianakis To: qemu-devel@nongnu.org Cc: qemu-arm@nongnu.org, qemu-rust@nongnu.org, =?UTF-8?q?Alex=20Benn=C3=A9e?= , Gustavo Romero , Peter Maydell , =?UTF-8?q?Philippe=20Mathieu-Daud=C3=A9?= , Pierrick Bouvier , Richard Henderson Subject: [PATCH v1] rust/pl011: Fix DeviceID reads Date: Sat, 16 Nov 2024 20:15:47 +0200 Message-ID: <20241116181549.3430225-1-manos.pitsidianakis@linaro.org> X-Mailer: git-send-email 2.45.2 MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Received-SPF: pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; envelope-from=qemu-devel-bounces+importer=patchew.org@nongnu.org; helo=lists.gnu.org; Received-SPF: pass client-ip=2a00:1450:4864:20::52e; envelope-from=manos.pitsidianakis@linaro.org; helo=mail-ed1-x52e.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+importer=patchew.org@nongnu.org Sender: qemu-devel-bounces+importer=patchew.org@nongnu.org X-ZohoMail-DKIM: pass (identity @linaro.org) X-ZM-MESSAGEID: 1731781014813116600 Content-Type: text/plain; charset="utf-8" DeviceId, which maps the peripheral and PCell registers of a PL011 device, was not treating each register value as a 32 bit value. Change DeviceId enum to return register values via constified getter functions instead of leveraging the std::ops::Index<_> trait. Signed-off-by: Manos Pitsidianakis --- rust/hw/char/pl011/src/device.rs | 79 +++++++++++++++++++++++++------- rust/hw/char/pl011/src/lib.rs | 22 ++++++++- 2 files changed, 83 insertions(+), 18 deletions(-) diff --git a/rust/hw/char/pl011/src/device.rs b/rust/hw/char/pl011/src/devi= ce.rs index 2a85960b81..98dd97dbfd 100644 --- a/rust/hw/char/pl011/src/device.rs +++ b/rust/hw/char/pl011/src/device.rs @@ -5,7 +5,7 @@ use core::ptr::{addr_of, addr_of_mut, NonNull}; use std::{ ffi::CStr, - os::raw::{c_int, c_uchar, c_uint, c_void}, + os::raw::{c_int, c_uint, c_void}, }; =20 use qemu_api::{ @@ -32,6 +32,7 @@ /// QEMU sourced constant. pub const PL011_FIFO_DEPTH: usize =3D 16_usize; =20 +/// State enum that represents the values of the peripheral and PCell regi= sters of a PL011 device. #[derive(Clone, Copy, Debug)] enum DeviceId { #[allow(dead_code)] @@ -39,20 +40,55 @@ enum DeviceId { Luminary, } =20 -impl std::ops::Index for DeviceId { - type Output =3D c_uchar; - - fn index(&self, idx: hwaddr) -> &Self::Output { - match self { - Self::Arm =3D> &Self::PL011_ID_ARM[idx as usize], - Self::Luminary =3D> &Self::PL011_ID_LUMINARY[idx as usize], - } - } -} - impl DeviceId { - const PL011_ID_ARM: [c_uchar; 8] =3D [0x11, 0x10, 0x14, 0x00, 0x0d, 0x= f0, 0x05, 0xb1]; - const PL011_ID_LUMINARY: [c_uchar; 8] =3D [0x11, 0x00, 0x18, 0x01, 0x0= d, 0xf0, 0x05, 0xb1]; + /// Value of `UARTPeriphID0` register, which contains the `PartNumber0= ` value. + const fn uart_periph_id0(self) -> u64 { + 0x11 + } + + /// Value of `UARTPeriphID1` register, which contains the `Designer0` = and `PartNumber1` values. + const fn uart_periph_id1(self) -> u64 { + (match self { + Self::Arm =3D> 0x10, + Self::Luminary =3D> 0x00, + }) as u64 + } + + /// Value of `UARTPeriphID2` register, which contains the `Revision` a= nd `Designer1` values. + const fn uart_periph_id2(self) -> u64 { + (match self { + Self::Arm =3D> 0x14, + Self::Luminary =3D> 0x18, + }) as u64 + } + + /// Value of `UARTPeriphID3` register, which contains the `Configurati= on` value. + const fn uart_periph_id3(self) -> u64 { + (match self { + Self::Arm =3D> 0x0, + Self::Luminary =3D> 0x1, + }) as u64 + } + + /// Value of `UARTPCellID0` register. + const fn uart_pcell_id0(self) -> u64 { + 0x0d + } + + /// Value of `UARTPCellID1` register. + const fn uart_pcell_id1(self) -> u64 { + 0xf0 + } + + /// Value of `UARTPCellID2` register. + const fn uart_pcell_id2(self) -> u64 { + 0x05 + } + + /// Value of `UARTPCellID3` register. + const fn uart_pcell_id3(self) -> u64 { + 0xb1 + } } =20 #[repr(C)] @@ -182,9 +218,14 @@ pub fn read(&mut self, offset: hwaddr, _size: c_uint) = -> std::ops::ControlFlow { - u64::from(self.device_id[(offset - 0xfe0) >> 2]) - } + Ok(PeriphID0) =3D> self.device_id.uart_periph_id0(), + Ok(PeriphID1) =3D> self.device_id.uart_periph_id1(), + Ok(PeriphID2) =3D> self.device_id.uart_periph_id2(), + Ok(PeriphID3) =3D> self.device_id.uart_periph_id3(), + Ok(PCellID0) =3D> self.device_id.uart_pcell_id0(), + Ok(PCellID1) =3D> self.device_id.uart_pcell_id1(), + Ok(PCellID2) =3D> self.device_id.uart_pcell_id2(), + Ok(PCellID3) =3D> self.device_id.uart_pcell_id3(), Err(_) =3D> { // qemu_log_mask(LOG_GUEST_ERROR, "pl011_read: Bad offset = 0x%x\n", (int)offset); 0 @@ -236,6 +277,10 @@ pub fn write(&mut self, offset: hwaddr, value: u64) { use RegisterOffset::*; let value: u32 =3D value as u32; match RegisterOffset::try_from(offset) { + Ok(PeriphID0) | Ok(PeriphID1) | Ok(PeriphID2) | Ok(PeriphID3) = | Ok(PCellID0) + | Ok(PCellID1) | Ok(PCellID2) | Ok(PCellID3) =3D> { + // Ignore writes to read-only registers. + } Err(_bad_offset) =3D> { eprintln!("write bad offset {offset} value {value}"); } diff --git a/rust/hw/char/pl011/src/lib.rs b/rust/hw/char/pl011/src/lib.rs index cd0a49acb9..1f305aa13f 100644 --- a/rust/hw/char/pl011/src/lib.rs +++ b/rust/hw/char/pl011/src/lib.rs @@ -111,6 +111,22 @@ pub enum RegisterOffset { /// DMA control Register #[doc(alias =3D "UARTDMACR")] DMACR =3D 0x048, + #[doc(alias =3D "UARTPeriphID0")] + PeriphID0 =3D 0xFE0, + #[doc(alias =3D "UARTPeriphID1")] + PeriphID1 =3D 0xFE4, + #[doc(alias =3D "UARTPeriphID2")] + PeriphID2 =3D 0xFE8, + #[doc(alias =3D "UARTPeriphID3")] + PeriphID3 =3D 0xFEC, + #[doc(alias =3D "UARTPCellID0")] + PCellID0 =3D 0xFF0, + #[doc(alias =3D "UARTPCellID1")] + PCellID1 =3D 0xFF4, + #[doc(alias =3D "UARTPCellID2")] + PCellID2 =3D 0xFF8, + #[doc(alias =3D "UARTPCellID3")] + PCellID3 =3D 0xFFC, ///// Reserved, offsets `0x04C` to `0x07C`. //Reserved =3D 0x04C, } @@ -137,7 +153,11 @@ const fn _assert_exhaustive(val: RegisterOffset) { } } } - case! { DR, RSR, FR, FBRD, ILPR, IBRD, LCR_H, CR, FLS, IMSC, RIS, = MIS, ICR, DMACR } + case! { + DR, RSR, FR, FBRD, ILPR, IBRD, LCR_H, CR, FLS, IMSC, RIS, MIS,= ICR, DMACR, + PeriphID0, PeriphID1, PeriphID2, PeriphID3, + PCellID0, PCellID1, PCellID2, PCellID3, + } } } =20 base-commit: 43f2def68476697deb0d119cbae51b20019c6c86 --=20 =CE=B3=CE=B1=E1=BF=96=CE=B1 =CF=80=CF=85=CF=81=CE=AF =CE=BC=CE=B9=CF=87=CE= =B8=CE=AE=CF=84=CF=89