From nobody Sat Nov 23 19:09:02 2024 Delivered-To: importer@patchew.org Authentication-Results: mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=pass(p=quarantine dis=none) header.from=tenstorrent.com ARC-Seal: i=1; a=rsa-sha256; t=1731107428; cv=none; d=zohomail.com; s=zohoarc; b=cEj648ObSDlKNA+kxsqvd0+tFMCX55+0eWmpRF5Q1iT4ODtcRUvMrj1ckTfDzlzzuLFOtviOwDQCBbx1XlDPd+8Sx8ks0rPzOU83HddnR3DSTk0Pfn6TUBQeL4p3vrv2U82cjgtVaoAlUXXI+JCXXrwzVl4GpZWn//oTgSw2Wqc= ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=zohomail.com; s=zohoarc; t=1731107428; h=Content-Transfer-Encoding:Cc:Cc:Date:Date:From:From:List-Subscribe:List-Post:List-Id:List-Archive:List-Help:List-Unsubscribe:MIME-Version:Message-ID:Sender:Subject:Subject:To:To:Message-Id:Reply-To; bh=bCQCaIcBOvaIRYuz/3oJtVxsAaAVLM6GboWIOAAn8u4=; b=WRhgZedxcPOS5S1e1Fk+X79OwjXWxsYcvw24Kw6WUcLHqKtixfV4CPfJXAB0C8z1qNSDV+Dg3VTXU6IdpNZFZta0p8x17RE86bU+/nUDXXU9sobMotZDLBFj4Mr1tzKIsd9zRZb9dcnSvVs2b13kzwvQFVhypjvO58CK139GZCw= ARC-Authentication-Results: i=1; mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=pass header.from= (p=quarantine dis=none) Return-Path: Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) by mx.zohomail.com with SMTPS id 1731107428009675.2595963550854; Fri, 8 Nov 2024 15:10:28 -0800 (PST) Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1t9Y70-0007wm-Fb; Fri, 08 Nov 2024 18:09:54 -0500 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1t9Y6z-0007ue-7Z for qemu-devel@nongnu.org; Fri, 08 Nov 2024 18:09:53 -0500 Received: from mail-qk1-x72b.google.com ([2607:f8b0:4864:20::72b]) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1t9Y6x-0006TS-LT for qemu-devel@nongnu.org; Fri, 08 Nov 2024 18:09:52 -0500 Received: by mail-qk1-x72b.google.com with SMTP id af79cd13be357-7b1474b1377so177480685a.2 for ; Fri, 08 Nov 2024 15:09:50 -0800 (PST) Received: from ausc-rvsw-c-01-anton.tail89d63.ts.net ([38.104.49.66]) by smtp.gmail.com with ESMTPSA id af79cd13be357-7b32ac2dbedsm203784985a.9.2024.11.08.15.09.49 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 08 Nov 2024 15:09:49 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=tenstorrent.com; s=google; t=1731107390; x=1731712190; darn=nongnu.org; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=bCQCaIcBOvaIRYuz/3oJtVxsAaAVLM6GboWIOAAn8u4=; b=bfXn3gprWfDlUPe81Gtn3TgIP+b28tE0P7JqxCkr64PqE8221xUtBNv47L0epbBszl 8J5wAWAevNqk/GvJSCDqU9emr026Xct7/IWNtC/nLP/rjH/5JS9UHCDjDnusgUCykkbY wG63+BaKDPucw7YtgFcobbkAwMTQPkOE77pDlIjTDcBMibomrGp6DsigRJ+XFQzTruKR tuzAeRVTd3qkm1Xwyo6n2bvSs0eOGfWxKaGy17DdkRKAeSuCWYVen8R8LlJPj3rvokDX TYplwBEK3im47fNwQFIPHOFQDXtK4z0P2OJy2HL/nAY+24jJiLv5TTt3ZVIEd0aHZGPf LFng== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1731107390; x=1731712190; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=bCQCaIcBOvaIRYuz/3oJtVxsAaAVLM6GboWIOAAn8u4=; b=cnXIe3DCjvEF7ECrsUvq6cznOXU/+gUj0Pu7xVEQSVPEiJq1bapdIp4Oar3VrcO6SY QgTnf1sMvUysfgvVImAE9MZhC0TYcYswEfSLBIkEbUZ9MbBmovQMEfL6HW8Nz9Jn7duo Z1JwYHD8M7x1jLnmBGGQB5KBn+abHkbZRc+d9Su8aSWtohaR9Me6mu/GvGJZuAUrz8Dy N1gCXt/yirjEzPG149ZDnnYNHztGhDJID3Mm7/zi9hjB7MVq8XJhjORzope6uX4ltMM1 hKiTHRI+GBWVbAq0cK21K7awUD2+g50CK71QbqKoFnIdiwne6nP+OpcnBTekIPTuHM4d vWIA== X-Forwarded-Encrypted: i=1; AJvYcCXJr2k3uCxbl4tLyZnTUJA9g31iFDjD/TRo6MNMOcx1+cTTdXMjcc9CQVTJnJkU4imFmuhhGKkxzOrd@nongnu.org X-Gm-Message-State: AOJu0Yz3WV5MKmjkYps7wQKkYPTPJbXbmhAPVf94l3u0Xwc59w/T5GiX TyBm7to7IBwiMVnm4zcRHgS7iemMNn/2oKEEnFoMvp0SGItTgjx+IEn1jPwupTA= X-Google-Smtp-Source: AGHT+IG3VJ+G+1ob45vgQKVdEU3hQOTecKjrYpdPgSIpNRvfAni9EYgf3KDAuOKN0pPk/5avT+iC6w== X-Received: by 2002:a05:620a:28c3:b0:7b1:48ff:6b63 with SMTP id af79cd13be357-7b331dc5484mr564371885a.22.1731107390252; Fri, 08 Nov 2024 15:09:50 -0800 (PST) From: Anton Blanchard To: qemu-riscv@nongnu.org, qemu-devel@nongnu.org Cc: Anton Blanchard , Palmer Dabbelt , Alistair Francis , Bin Meng , Weiwei Li , Daniel Henrique Barboza , Liu Zhiwei Subject: [PATCH] target/riscv: Add Tenstorrent Ascalon CPU Date: Sat, 9 Nov 2024 10:07:09 +1100 Message-Id: <20241108230709.1466634-1-antonb@tenstorrent.com> X-Mailer: git-send-email 2.34.1 MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Received-SPF: pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; envelope-from=qemu-devel-bounces+importer=patchew.org@nongnu.org; helo=lists.gnu.org; Received-SPF: pass client-ip=2607:f8b0:4864:20::72b; envelope-from=antonb@tenstorrent.com; helo=mail-qk1-x72b.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+importer=patchew.org@nongnu.org Sender: qemu-devel-bounces+importer=patchew.org@nongnu.org X-ZohoMail-DKIM: pass (identity @tenstorrent.com) X-ZM-MESSAGEID: 1731107430803116600 Content-Type: text/plain; charset="utf-8" Add a CPU entry for the Tenstorrent Ascalon CPU, a series of 2 wide to 8 wide RV64 cores. Signed-off-by: Anton Blanchard --- target/riscv/cpu-qom.h | 1 + target/riscv/cpu.c | 67 ++++++++++++++++++++++++++++++++++++++++++ 2 files changed, 68 insertions(+) diff --git a/target/riscv/cpu-qom.h b/target/riscv/cpu-qom.h index 62115375cd..6547642287 100644 --- a/target/riscv/cpu-qom.h +++ b/target/riscv/cpu-qom.h @@ -49,6 +49,7 @@ #define TYPE_RISCV_CPU_SIFIVE_U54 RISCV_CPU_TYPE_NAME("sifive-u54") #define TYPE_RISCV_CPU_THEAD_C906 RISCV_CPU_TYPE_NAME("thead-c906") #define TYPE_RISCV_CPU_VEYRON_V1 RISCV_CPU_TYPE_NAME("veyron-v1") +#define TYPE_RISCV_CPU_TT_ASCALON RISCV_CPU_TYPE_NAME("tt-ascalon") #define TYPE_RISCV_CPU_HOST RISCV_CPU_TYPE_NAME("host") =20 OBJECT_DECLARE_CPU_TYPE(RISCVCPU, RISCVCPUClass, RISCV_CPU) diff --git a/target/riscv/cpu.c b/target/riscv/cpu.c index f219f0c3b5..8447ad0dfb 100644 --- a/target/riscv/cpu.c +++ b/target/riscv/cpu.c @@ -579,6 +579,72 @@ static void rv64_veyron_v1_cpu_init(Object *obj) #endif } =20 +/* Tenstorrent Ascalon */ +static void rv64_tt_ascalon_cpu_init(Object *obj) +{ + CPURISCVState *env =3D &RISCV_CPU(obj)->env; + RISCVCPU *cpu =3D RISCV_CPU(obj); + + riscv_cpu_set_misa_ext(env, RVG | RVC | RVS | RVU | RVH | RVV); + env->priv_ver =3D PRIV_VERSION_1_13_0; + + /* Enable ISA extensions */ + cpu->cfg.mmu =3D true; + cpu->cfg.vlenb =3D 256 >> 3; + cpu->cfg.elen =3D 64; + cpu->env.vext_ver =3D VEXT_VERSION_1_00_0; + cpu->cfg.rvv_ma_all_1s =3D true; + cpu->cfg.rvv_ta_all_1s =3D true; + cpu->cfg.misa_w =3D true; + cpu->cfg.pmp =3D true; + cpu->cfg.cbom_blocksize =3D 64; + cpu->cfg.cbop_blocksize =3D 64; + cpu->cfg.cboz_blocksize =3D 64; + cpu->cfg.ext_zic64b =3D true; + cpu->cfg.ext_zicbom =3D true; + cpu->cfg.ext_zicbop =3D true; + cpu->cfg.ext_zicboz =3D true; + cpu->cfg.ext_zicntr =3D true; + cpu->cfg.ext_zicond =3D true; + cpu->cfg.ext_zicsr =3D true; + cpu->cfg.ext_zifencei =3D true; + cpu->cfg.ext_zihintntl =3D true; + cpu->cfg.ext_zihintpause =3D true; + cpu->cfg.ext_zihpm =3D true; + cpu->cfg.ext_zimop =3D true; + cpu->cfg.ext_zawrs =3D true; + cpu->cfg.ext_zfa =3D true; + cpu->cfg.ext_zfbfmin =3D true; + cpu->cfg.ext_zfh =3D true; + cpu->cfg.ext_zfhmin =3D true; + cpu->cfg.ext_zcb =3D true; + cpu->cfg.ext_zcmop =3D true; + cpu->cfg.ext_zba =3D true; + cpu->cfg.ext_zbb =3D true; + cpu->cfg.ext_zbs =3D true; + cpu->cfg.ext_zkt =3D true; + cpu->cfg.ext_zvbb =3D true; + cpu->cfg.ext_zvbc =3D true; + cpu->cfg.ext_zvfbfmin =3D true; + cpu->cfg.ext_zvfbfwma =3D true; + cpu->cfg.ext_zvfh =3D true; + cpu->cfg.ext_zvfhmin =3D true; + cpu->cfg.ext_zvkng =3D true; + cpu->cfg.ext_smaia =3D true; + cpu->cfg.ext_smstateen =3D true; + cpu->cfg.ext_ssaia =3D true; + cpu->cfg.ext_sscofpmf =3D true; + cpu->cfg.ext_sstc =3D true; + cpu->cfg.ext_svade =3D true; + cpu->cfg.ext_svinval =3D true; + cpu->cfg.ext_svnapot =3D true; + cpu->cfg.ext_svpbmt =3D true; + +#ifndef CONFIG_USER_ONLY + set_satp_mode_max_supported(cpu, VM_1_10_SV57); +#endif +} + #ifdef CONFIG_TCG static void rv128_base_cpu_init(Object *obj) { @@ -2982,6 +3048,7 @@ static const TypeInfo riscv_cpu_type_infos[] =3D { DEFINE_VENDOR_CPU(TYPE_RISCV_CPU_SIFIVE_U54, MXL_RV64, rv64_sifive_u_= cpu_init), DEFINE_VENDOR_CPU(TYPE_RISCV_CPU_SHAKTI_C, MXL_RV64, rv64_sifive_u_= cpu_init), DEFINE_VENDOR_CPU(TYPE_RISCV_CPU_THEAD_C906, MXL_RV64, rv64_thead_c90= 6_cpu_init), + DEFINE_VENDOR_CPU(TYPE_RISCV_CPU_TT_ASCALON, MXL_RV64, rv64_tt_ascalo= n_cpu_init), DEFINE_VENDOR_CPU(TYPE_RISCV_CPU_VEYRON_V1, MXL_RV64, rv64_veyron_v1= _cpu_init), #ifdef CONFIG_TCG DEFINE_DYNAMIC_CPU(TYPE_RISCV_CPU_BASE128, MXL_RV128, rv128_base_cpu= _init), --=20 2.34.1