From nobody Sat Feb 7 07:10:20 2026 Delivered-To: importer@patchew.org Authentication-Results: mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=pass(p=none dis=none) header.from=gmail.com ARC-Seal: i=1; a=rsa-sha256; t=1730679896; cv=none; d=zohomail.com; s=zohoarc; b=X6hoCOSrVVpjGB639ZOYyLVRq9TTUtiNuysvVz8zcafWELLQ4n4agPWlST/AQKcU2nSK1F/4RIt2qj0+3PWdWO7u39jYwvqoULIOKePFJfAk5JjSWsIbDP6p5v8PuvNubxiX4RkCStmbWWiTjhShxBk7htx56LWq+vFGXMJsvUs= ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=zohomail.com; s=zohoarc; t=1730679896; h=Content-Type:Content-Transfer-Encoding:Cc:Cc:Date:Date:From:From:In-Reply-To:List-Subscribe:List-Post:List-Id:List-Archive:List-Help:List-Unsubscribe:MIME-Version:Message-ID:References:Sender:Subject:Subject:To:To:Message-Id:Reply-To; bh=Wt9sdYER6slUStoqyOAXgzU/BryYr6CLR9YuB/Abd7M=; b=k0y8BjcCTVfIbM5B2qntiPvLXIIvvxOZBqeCmfxGBnsBrGhyhhEQbRZ5HmpPYSouBDWLlQEIGNiQdS1WszA7DEM23bDq5iN7+lf3oD3kt1IvwfWwZBAr4zW+pHNTOP6zOaHLRMQ9FY67JyP7C5FUdjeBc/SA24tm4JlqesSBVY0= ARC-Authentication-Results: i=1; mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=pass header.from= (p=none dis=none) Return-Path: Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) by mx.zohomail.com with SMTPS id 1730679896980617.0042049634103; Sun, 3 Nov 2024 16:24:56 -0800 (PST) Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1t7krx-0000M8-MQ; Sun, 03 Nov 2024 19:22:57 -0500 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1t7krZ-00070C-8w; Sun, 03 Nov 2024 19:22:35 -0500 Received: from mail-pg1-x532.google.com ([2607:f8b0:4864:20::532]) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1t7krX-0002nH-2F; Sun, 03 Nov 2024 19:22:32 -0500 Received: by mail-pg1-x532.google.com with SMTP id 41be03b00d2f7-7ee020ec76dso3124786a12.3; Sun, 03 Nov 2024 16:22:30 -0800 (PST) Received: from wheely.local0.net (124-171-217-17.tpgi.com.au. [124.171.217.17]) by smtp.gmail.com with ESMTPSA id 41be03b00d2f7-7ee45a0081esm5900648a12.59.2024.11.03.16.22.25 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 03 Nov 2024 16:22:28 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1730679749; x=1731284549; darn=nongnu.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=Wt9sdYER6slUStoqyOAXgzU/BryYr6CLR9YuB/Abd7M=; b=fOcIms3B6J85R3gfpWJMyLLitJ/55Te7f7wyytxtz2NrzstAkYx5g4M5vptMIQOIUx wya0hBCP/laoVAwD0D4Bbl1AGS3cqYoc6qaHs7GfB/XdAuaIQapkmTNtZvZQTpAW/Fel XEX+SbIXkFKLS2M6g7JKNx5LyyieXo+/ntdPvq+dEU1EJpCXQbxLEPXRtDeRz73BGLJ2 4K3RJQC711BvGyXrGufkuLfcLnKdZZ0AnWBO/uf15JYPLAiP28TqAx9qt+uziLtBC8Vu cvGcmNJrZhHoSs+HmbO4BgkZNVhdqI6KKeiE2BV+KWSq2k7LjUIfRjoFzSBRrJMkjNWI oX6w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1730679749; x=1731284549; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=Wt9sdYER6slUStoqyOAXgzU/BryYr6CLR9YuB/Abd7M=; b=ONE2pg1ZxMQJ6Auzc9NCLqweu8rXIt5S8fBeSnYxABqGALANMJjH5QqJ5Y87bcLr43 NKzqHvq2MHwA1uMYdoml3hzZWlquoVXzAP8504u/XjMLdLliarPMibceMxrHUguLwGSx Bj5VhwMth3pKgRQxslK7cTS6UgEu0koj6uOXZYk7OjZAarejwMJZPQ3TDDY20R/vcbjH z+jcY05Gwdw+rNFgnD/cOmzwBoDr0VNM61WKKuw38HswGw7HOTUG0V/5sgkUiVvtxbd4 z/6L5YcBAmAbG7QtCHIbWSIjJloCPjZbNOy4nP0swBmsWEtYLLA60sVu3AcndvnZpNX2 R9Tg== X-Forwarded-Encrypted: i=1; AJvYcCXEFETx8eSQBfXIC9P6KymrjzyHRU3t/WUBnvHxGYw6vgAu54eQg2Ih+jBU7dk34Tod4cyP4gXSBg==@nongnu.org X-Gm-Message-State: AOJu0Yy0tgsXlgbQbPkE6R5GWGnFNbaww8Qlzas9rnccC/SU605nSbrB 3EZYmtGCMuK8Cz6jN2BPixcaZyMPYIuSOK7mJODkQVRnLO9ibWxqSYJhdA== X-Google-Smtp-Source: AGHT+IF6yFW9UGSiGayhSuk4WOEDSLWB8TnTnMA5XOqJhktXAMpbbi7cYHror7armlc6hzLOMnJv8w== X-Received: by 2002:a05:6a20:db0a:b0:1d2:e81c:adc0 with SMTP id adf61e73a8af0-1d9a8506e15mr43299036637.46.1730679748992; Sun, 03 Nov 2024 16:22:28 -0800 (PST) From: Nicholas Piggin To: qemu-devel@nongnu.org Cc: Nicholas Piggin , qemu-ppc@nongnu.org, Glenn Miles , Michael Kowal , =?UTF-8?q?C=C3=A9dric=20Le=20Goater?= Subject: [PULL 55/67] ppc/xive2: Support "Pull Thread Context to Register" operation Date: Mon, 4 Nov 2024 10:18:44 +1000 Message-ID: <20241104001900.682660-56-npiggin@gmail.com> X-Mailer: git-send-email 2.45.2 In-Reply-To: <20241104001900.682660-1-npiggin@gmail.com> References: <20241104001900.682660-1-npiggin@gmail.com> MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Received-SPF: pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; envelope-from=qemu-devel-bounces+importer=patchew.org@nongnu.org; helo=lists.gnu.org; Received-SPF: pass client-ip=2607:f8b0:4864:20::532; envelope-from=npiggin@gmail.com; helo=mail-pg1-x532.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, FREEMAIL_FROM=0.001, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+importer=patchew.org@nongnu.org Sender: qemu-devel-bounces+importer=patchew.org@nongnu.org X-ZohoMail-DKIM: pass (identity @gmail.com) X-ZM-MESSAGEID: 1730679897901116600 From: Glenn Miles Adds support for single byte read of offset 0x838 of the TIMA address space. According to the XIVE2 Specification, this causes the hardware to atomically: 1. Read the number of bytes requested (lbz or lhz are supported). 2. Reset the valid bit of the thread context. 3. Return the number of bytes requested in step 1 to a register. Signed-off-by: Glenn Miles Signed-off-by: Michael Kowal Reviewed-by: C=C3=A9dric Le Goater Signed-off-by: Nicholas Piggin --- hw/intc/xive.c | 15 +++++++++++++++ include/hw/ppc/xive_regs.h | 2 ++ 2 files changed, 17 insertions(+) diff --git a/hw/intc/xive.c b/hw/intc/xive.c index 574ac685c3..774e624160 100644 --- a/hw/intc/xive.c +++ b/hw/intc/xive.c @@ -179,6 +179,17 @@ static uint64_t xive_tm_pull_pool_ctx(XivePresenter *x= ptr, XiveTCTX *tctx, return qw2w2; } =20 +static uint64_t xive_tm_pull_phys_ctx(XivePresenter *xptr, XiveTCTX *tctx, + hwaddr offset, unsigned size) +{ + uint8_t qw3b8_prev =3D tctx->regs[TM_QW3_HV_PHYS + TM_WORD2]; + uint8_t qw3b8; + + qw3b8 =3D qw3b8_prev & ~TM_QW3B8_VT; + tctx->regs[TM_QW3_HV_PHYS + TM_WORD2] =3D qw3b8; + return qw3b8; +} + static void xive_tm_vt_push(XivePresenter *xptr, XiveTCTX *tctx, hwaddr of= fset, uint64_t value, unsigned size) { @@ -527,6 +538,8 @@ static const XiveTmOp xive_tm_operations[] =3D { xive_tm_pull_pool_ctx= }, { XIVE_TM_HV_PAGE, TM_SPC_PULL_POOL_CTX, 8, NULL, xive_tm_pull_pool_ctx= }, + { XIVE_TM_HV_PAGE, TM_SPC_PULL_PHYS_CTX, 1, NULL, + xive_tm_pull_phys_ctx= }, }; =20 static const XiveTmOp xive2_tm_operations[] =3D { @@ -566,6 +579,8 @@ static const XiveTmOp xive2_tm_operations[] =3D { xive_tm_pull_pool_ctx= }, { XIVE_TM_HV_PAGE, TM_SPC_PULL_OS_CTX_OL, 1, xive2_tm_pull_os_ctx_= ol, NULL }, + { XIVE_TM_HV_PAGE, TM_SPC_PULL_PHYS_CTX, 1, NULL, + xive_tm_pull_phys_ctx= }, }; =20 static const XiveTmOp *xive_tm_find_op(XivePresenter *xptr, hwaddr offset, diff --git a/include/hw/ppc/xive_regs.h b/include/hw/ppc/xive_regs.h index f8f05deafd..558a5ae742 100644 --- a/include/hw/ppc/xive_regs.h +++ b/include/hw/ppc/xive_regs.h @@ -101,6 +101,7 @@ #define TM_QW3W2_LP PPC_BIT32(6) #define TM_QW3W2_LE PPC_BIT32(7) #define TM_QW3W2_T PPC_BIT32(31) +#define TM_QW3B8_VT PPC_BIT8(0) =20 /* * In addition to normal loads to "peek" and writes (only when invalid) @@ -128,6 +129,7 @@ #define TM_SPC_PULL_POOL_CTX 0x828 /* Load32/Load64 Pull/Invalidate P= ool */ /* context to reg = */ #define TM_SPC_ACK_HV_REG 0x830 /* Load16 ack HV irq to reg = */ +#define TM_SPC_PULL_PHYS_CTX 0x838 /* Pull phys ctx to reg = */ #define TM_SPC_PULL_USR_CTX_OL 0xc08 /* Store8 Pull/Inval usr ctx to od= d */ /* line = */ #define TM_SPC_ACK_OS_EL 0xc10 /* Store8 ack OS irq to even line = */ --=20 2.45.2