From nobody Sun Nov 24 07:31:00 2024 Delivered-To: importer@patchew.org Authentication-Results: mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=pass(p=none dis=none) header.from=gmail.com ARC-Seal: i=1; a=rsa-sha256; t=1726119136; cv=none; d=zohomail.com; s=zohoarc; b=jBrqi9ltQPqa8BAQrivYqGm5VXKg+q5xIXxN2cUPrO3bt1nby2zw90c12taBuEq2PXSCq/zEaQcuQo00JRbBGQkBX1skLQCaNPH7B9zJOdqHYZ12XCZfBZ5X3ZX1KqbbvkZCBCPDHEW7JCDxYMrJ349ufcZRhnhLpux/Z8R77bQ= ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=zohomail.com; s=zohoarc; t=1726119136; h=Content-Transfer-Encoding:Cc:Cc:Date:Date:From:From:In-Reply-To:List-Subscribe:List-Post:List-Id:List-Archive:List-Help:List-Unsubscribe:MIME-Version:Message-ID:References:Sender:Subject:Subject:To:To:Message-Id:Reply-To; bh=P36rIm3k+ox30i3dfuK/oNDXOR5kab8ZxM5c1Oh0acY=; b=hEPQp4bHj/ik+sbeeROH4FkM9og2Vbyaql2UUF28UsFS12loOTm2S/4gNGcKKS6DbQyD+/uKv3ss5VfVoDndJR0POh09n3BxutOp5cVr/jnCE0f9FHj3knyWflO+eQOcr1DsP2tXcaZ/7eEl/7hem2UEQ0/daQWGb2tU1CbbiNc= ARC-Authentication-Results: i=1; mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=pass header.from= (p=none dis=none) Return-Path: Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) by mx.zohomail.com with SMTPS id 1726119136584942.8752813555058; Wed, 11 Sep 2024 22:32:16 -0700 (PDT) Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1socR9-00086Y-Lm; Thu, 12 Sep 2024 01:32:11 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1socQq-0005tY-0y for qemu-devel@nongnu.org; Thu, 12 Sep 2024 01:31:53 -0400 Received: from mail-pf1-x430.google.com ([2607:f8b0:4864:20::430]) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1socQo-00039T-5m for qemu-devel@nongnu.org; Thu, 12 Sep 2024 01:31:51 -0400 Received: by mail-pf1-x430.google.com with SMTP id d2e1a72fcca58-7191ee537cbso412534b3a.2 for ; Wed, 11 Sep 2024 22:31:49 -0700 (PDT) Received: from toolbox.alistair23.me (2403-580b-97e8-0-82ce-f179-8a79-69f4.ip6.aussiebb.net. [2403:580b:97e8:0:82ce:f179:8a79:69f4]) by smtp.gmail.com with ESMTPSA id d2e1a72fcca58-71908fc8fdesm3833034b3a.1.2024.09.11.22.31.45 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 11 Sep 2024 22:31:48 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1726119109; x=1726723909; darn=nongnu.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=P36rIm3k+ox30i3dfuK/oNDXOR5kab8ZxM5c1Oh0acY=; b=R5VuzJum2b+o+gCL6ks5V3ifePn0uxBaPjZ9a2rpLP98dPgki4t1nMqjsRTl7weIAC 4k/gHm8Jn7Ftig+vAsi3xzDzAJNT0S64hX4O+zX3m6deD1cZjgON0KMZ66oAzDVrrWIL r/AEO8tAZCksLQD11vUrW3xbC0VkuUnoQDj15pjAhgYs+m4EjIL6mNLMpnHr7uKEHR9i hrvhaH3V0fSfCn0fX/qlTQS76EhPiKcCncrhTf4fk90p2toO+jZOaT3IO479Z7fGG4XM UlArBi42SGzwo3/f9lKL43YO26jnR6MMHZsQnRnoUd9B7uXsXyh72HPQSAY4uTAX/bnS 7A9A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1726119109; x=1726723909; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=P36rIm3k+ox30i3dfuK/oNDXOR5kab8ZxM5c1Oh0acY=; b=g4xY+SulPO7k0L4Clvo14z3+kMdG8lRlMjXXxcstQTDKzJxQdSm33Nx7a9f2yYnynE NF6Th5hKPVUPh2UFahyOh/mYm+x664Kt0PePA4SFnffM5huHt/GyOKqTnJsWtJUSCO5e YqFDCxjkCsxSiOLsx/eQjQH2OvMhr2K3c2XMhs778PQy3ggeOacBAE4Hrfz4mLOCkTCY 58OQObWHQISUdqzm9l70h8UuMHpZny9eGAWh9S9Vjn8zvXIF2qgVEFOhgvkPXUZpXXD7 KfHkPIrkaX4Ydnwpj1cQuCm1pkU0lCVsemanEGQd4QehVrka8hKu55wPBOBIoGmTrO+D kusQ== X-Gm-Message-State: AOJu0YyXX4sMRPhjwSlewBopBVoo1EcCVcXT4ROF4xSX92q+TFtMeRwS 1ysNlHH3tIaTCXrpclGUYiJAe+o759OHq7MRhgs7tIm954i5IqInuoLH8w== X-Google-Smtp-Source: AGHT+IEXhm7ZfeSw24XnS1aTL+zEA3e2Y04XgXO3rA16g3/ig6Fif+MQAaSQW6XJP5cD6vp3NU0jhg== X-Received: by 2002:a05:6a21:e8e:b0:1bd:2214:e92f with SMTP id adf61e73a8af0-1cf75eaeaedmr2309668637.14.1726119108624; Wed, 11 Sep 2024 22:31:48 -0700 (PDT) From: Alistair Francis X-Google-Original-From: Alistair Francis To: qemu-devel@nongnu.org Cc: alistair23@gmail.com, Mark Corbin , Ajeet Singh , Jessica Clarke , Kyle Evans , Richard Henderson , Alistair Francis Subject: [PULL 34/47] bsd-user: Add RISC-V thread setup and initialization support Date: Thu, 12 Sep 2024 15:29:39 +1000 Message-ID: <20240912052953.2552501-35-alistair.francis@wdc.com> X-Mailer: git-send-email 2.46.0 In-Reply-To: <20240912052953.2552501-1-alistair.francis@wdc.com> References: <20240912052953.2552501-1-alistair.francis@wdc.com> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Received-SPF: pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; envelope-from=qemu-devel-bounces+importer=patchew.org@nongnu.org; helo=lists.gnu.org; Received-SPF: pass client-ip=2607:f8b0:4864:20::430; envelope-from=alistair23@gmail.com; helo=mail-pf1-x430.google.com X-Spam_score_int: -17 X-Spam_score: -1.8 X-Spam_bar: - X-Spam_report: (-1.8 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, FREEMAIL_ENVFROM_END_DIGIT=0.25, FREEMAIL_FROM=0.001, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+importer=patchew.org@nongnu.org Sender: qemu-devel-bounces+importer=patchew.org@nongnu.org X-ZohoMail-DKIM: pass (identity @gmail.com) X-ZM-MESSAGEID: 1726119138529116600 Content-Type: text/plain; charset="utf-8" From: Mark Corbin Implemented functions for setting up and initializing threads in the RISC-V architecture. The 'target_thread_set_upcall' function sets up the stack pointer, program counter, and function argument for new threads. The 'target_thread_init' function initializes thread registers based on the provided image information. Signed-off-by: Mark Corbin Signed-off-by: Ajeet Singh Co-authored-by: Jessica Clarke Co-authored-by: Kyle Evans Reviewed-by: Richard Henderson Message-ID: <20240907031927.1908-10-itachis@FreeBSD.org> Signed-off-by: Alistair Francis --- bsd-user/riscv/target_arch_thread.h | 47 +++++++++++++++++++++++++++++ 1 file changed, 47 insertions(+) create mode 100644 bsd-user/riscv/target_arch_thread.h diff --git a/bsd-user/riscv/target_arch_thread.h b/bsd-user/riscv/target_ar= ch_thread.h new file mode 100644 index 0000000000..95cd0b6ad7 --- /dev/null +++ b/bsd-user/riscv/target_arch_thread.h @@ -0,0 +1,47 @@ +/* + * RISC-V thread support + * + * Copyright (c) 2019 Mark Corbin + * + * This program is free software; you can redistribute it and/or modify + * it under the terms of the GNU General Public License as published by + * the Free Software Foundation; either version 2 of the License, or + * (at your option) any later version. + * + * This program is distributed in the hope that it will be useful, + * but WITHOUT ANY WARRANTY; without even the implied warranty of + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the + * GNU General Public License for more details. + * + * You should have received a copy of the GNU General Public License + * along with this program; if not, see . + */ + +#ifndef TARGET_ARCH_THREAD_H +#define TARGET_ARCH_THREAD_H + +/* Compare with cpu_set_upcall() in riscv/riscv/vm_machdep.c */ +static inline void target_thread_set_upcall(CPURISCVState *regs, + abi_ulong entry, abi_ulong arg, abi_ulong stack_base, + abi_ulong stack_size) +{ + abi_ulong sp; + + sp =3D ROUND_DOWN(stack_base + stack_size, 16); + + regs->gpr[xSP] =3D sp; + regs->pc =3D entry; + regs->gpr[xA0] =3D arg; +} + +/* Compare with exec_setregs() in riscv/riscv/machdep.c */ +static inline void target_thread_init(struct target_pt_regs *regs, + struct image_info *infop) +{ + regs->sepc =3D infop->entry; + regs->regs[xRA] =3D infop->entry; + regs->regs[xA0] =3D infop->start_stack; + regs->regs[xSP] =3D ROUND_DOWN(infop->start_stack, 16); +} + +#endif /* TARGET_ARCH_THREAD_H */ --=20 2.46.0