From nobody Thu Sep 19 00:56:58 2024 Delivered-To: importer@patchew.org Authentication-Results: mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=pass(p=none dis=none) header.from=gmail.com ARC-Seal: i=1; a=rsa-sha256; t=1722891934; cv=none; d=zohomail.com; s=zohoarc; b=YFub86WXPiRZIFMmTtf6eiIpkb6uJVLx8OfI6e9qx+0hnDq0/WgnvnOkobHtl9gfjpxvr46y/LXQC3qOdoAo/ZbFAUR3hYAnNAT0xINIHPyi06qAEXf4l4LztMG2W2V/GiMt7sFbSnufavPqPRBF//fhEOocSoTLwIOUXD48CRY= ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=zohomail.com; s=zohoarc; t=1722891934; h=Content-Transfer-Encoding:Cc:Cc:Date:Date:From:From:In-Reply-To:List-Subscribe:List-Post:List-Id:List-Archive:List-Help:List-Unsubscribe:MIME-Version:Message-ID:References:Sender:Subject:Subject:To:To:Message-Id:Reply-To; bh=nI1v/PX+PoCDs+smG53h9sqxGIRW+T0w9Dd91rKDB9E=; b=eTIg4hQ5EHQpyY9TQ+Q65zzlCPlUipCwoYxozXlypp+yZr1qCRU9aeZwh63ARDJXkFzDQCeFOMHvPg9KyPCizHUmm0nw3dzqeLcvCxjPxfJIaLkYLoepTuoMYGDal3B7de8FHo7nBLlYWnCmIZPMkPn1ANNcIT+OQ5LNrXyd6Ec= ARC-Authentication-Results: i=1; mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=pass header.from= (p=none dis=none) Return-Path: Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) by mx.zohomail.com with SMTPS id 1722891934146937.8946583353616; Mon, 5 Aug 2024 14:05:34 -0700 (PDT) Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1sb4sv-0006x9-5S; Mon, 05 Aug 2024 17:04:53 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1sb4st-0006q9-IH; Mon, 05 Aug 2024 17:04:51 -0400 Received: from mail-oa1-x35.google.com ([2001:4860:4864:20::35]) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1sb4sq-00081h-KB; Mon, 05 Aug 2024 17:04:51 -0400 Received: by mail-oa1-x35.google.com with SMTP id 586e51a60fabf-26827ec5235so4025345fac.2; Mon, 05 Aug 2024 14:04:47 -0700 (PDT) Received: from localhost ([205.175.106.198]) by smtp.gmail.com with UTF8SMTPSA id 41be03b00d2f7-7b764fb50ccsm5861409a12.71.2024.08.05.14.04.46 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128); Mon, 05 Aug 2024 14:04:46 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1722891887; x=1723496687; darn=nongnu.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=nI1v/PX+PoCDs+smG53h9sqxGIRW+T0w9Dd91rKDB9E=; b=fieBTZMYSgENF4y346l1+9J/xhXYo5evDZbBoBdfvPhUJL6AQl4b1nhu1UhwnjFNGl rneuTA917EeVfINEzjoSOlVHj5JyiN9yVmGgP3Qk3OmTzZsu/3rLThYUKRyGlLkqQitc DHLM5jRMoyuKBztC1XX+Tk2mCB5CfW26eDYBHuAoBIcGrciP5U+17IHaouzZLfG1/TnI DZDEG8vQTbnpnFM62JJBoEmoufBRBtx/4oZEPTTANFCHoqf3ZwiWfJHNg3CZ1X7gWb4E BDP6NNyhdBst/rAs3qP8gxFhFZr8o2KgTiAE7xc/htOQ+B5NnbLUAHsst2jKYNFAESL6 pFFw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1722891887; x=1723496687; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=nI1v/PX+PoCDs+smG53h9sqxGIRW+T0w9Dd91rKDB9E=; b=iIjE5NT/MQyjADAZH9aKLqHusPtQ/VbMAR3+3OvEAFuiAwibb0zUS2hmXwQ7BCd+O1 eKmGq+JHrxkiwk921IgNq3Ba1Qej+5POJ9Bp2GRXyVJLQ0dYN8Xm+zclgBxcijrhCx7u z8MW8tI3c54u1Qiu6urEVHmQA7kQ/bHUFQ/1UyV+fJUQp0NwKEhP3a3VD3ww2WPpBTu3 ZMy7wMBEUVXSbfJt16dzRWFnqtVlJQBeHKEFgkX+caPIACkrMMKqDNrjS5b2pktwO6Nz rumxBswd1Sthy/+TCNLBfJYBcp0TlNjQrcb8Zpol7lbxqJpt3hR7NCleL0WhJ5k7uSfq QRKA== X-Gm-Message-State: AOJu0YzK7s/6xst0ijDa1EXxKkFLHsXM+PQ0iaP+dwrxSauj6hwk4XJn WH131kooT8I3/Kj3C8nIjAcO80c+h2pUjhzfOYgLXw72nss/5ntBdq0fAIlt X-Google-Smtp-Source: AGHT+IFit/lUcXMk2/uwc5ZnPlNcybMlNuGFhHSKIEopvsT3ZQlGSWiZzGx0fC2/oBccCyD1S+V6HA== X-Received: by 2002:a05:6870:514:b0:261:1e3f:776d with SMTP id 586e51a60fabf-26891d6557bmr14919298fac.26.1722891886622; Mon, 05 Aug 2024 14:04:46 -0700 (PDT) From: Gregor Haas To: qemu-devel@nongnu.org Cc: qemu-riscv@nongnu.org, atishp@rivosinc.com, dbarboza@ventanamicro.com, alistair.francis@wdc.com, Gregor Haas Subject: [PATCH v3 1/1] Add support for generating OpenSBI domains in the device tree Date: Mon, 5 Aug 2024 14:04:44 -0700 Message-ID: <20240805210444.497723-2-gregorhaas1997@gmail.com> X-Mailer: git-send-email 2.45.2 In-Reply-To: <20240805210444.497723-1-gregorhaas1997@gmail.com> References: <20240805210444.497723-1-gregorhaas1997@gmail.com> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Received-SPF: pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; envelope-from=qemu-devel-bounces+importer=patchew.org@nongnu.org; helo=lists.gnu.org; Received-SPF: pass client-ip=2001:4860:4864:20::35; envelope-from=gregorhaas1997@gmail.com; helo=mail-oa1-x35.google.com X-Spam_score_int: -17 X-Spam_score: -1.8 X-Spam_bar: - X-Spam_report: (-1.8 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, FREEMAIL_ENVFROM_END_DIGIT=0.25, FREEMAIL_FROM=0.001, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+importer=patchew.org@nongnu.org Sender: qemu-devel-bounces+importer=patchew.org@nongnu.org X-ZohoMail-DKIM: pass (identity @gmail.com) X-ZM-MESSAGEID: 1722891936056116600 Content-Type: text/plain; charset="utf-8" OpenSBI has support for domains, which are partitions of CPUs and memory in= to isolated compartments. Domains can be specified in the device tree accordin= g to a standardized format [1], which OpenSBI parses at boot time to initialize = all system domains. This patch enables simply specifying domains (and their associated memory regions) on the QEMU command line, from which these are t= hen rendered into the machine's device tree. At machine initialization time, a new create_fdt_opensbi_domains() function walks the peripherals/peripherals-anon containers, identifies all domains a= nd memregions, and parses them into the relevant device tree structures. [1] https://github.com/riscv-software-src/opensbi/blob/master/docs/domain_s= upport.md Signed-off-by: Gregor Haas Reviewed-by: Daniel Henrique Barboza --- MAINTAINERS | 7 + hw/riscv/Kconfig | 4 + hw/riscv/meson.build | 1 + hw/riscv/opensbi_domain.c | 542 ++++++++++++++++++++++++++++++ hw/riscv/virt.c | 3 + include/hw/riscv/opensbi_domain.h | 50 +++ 6 files changed, 607 insertions(+) create mode 100644 hw/riscv/opensbi_domain.c create mode 100644 include/hw/riscv/opensbi_domain.h diff --git a/MAINTAINERS b/MAINTAINERS index 98eddf7ae1..796c023a7b 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -355,6 +355,13 @@ F: target/riscv/XVentanaCondOps.decode F: target/riscv/insn_trans/trans_xventanacondops.c.inc F: disas/riscv-xventana* =20 +RISC-V OpenSBI domain support +M: Gregor Haas +L: qemu-riscv@nongnu.org +S: Maintained +F: hw/riscv/opensbi_domain.c +F: include/hw/riscv/opensbi_domain.h + RENESAS RX CPUs R: Yoshinori Sato S: Orphan diff --git a/hw/riscv/Kconfig b/hw/riscv/Kconfig index a2030e3a6f..db3a4d77ad 100644 --- a/hw/riscv/Kconfig +++ b/hw/riscv/Kconfig @@ -1,6 +1,9 @@ config RISCV_NUMA bool =20 +config RISCV_OPENSBI_DOMAIN + bool + config IBEX bool =20 @@ -40,6 +43,7 @@ config RISCV_VIRT imply TPM_TIS_SYSBUS select DEVICE_TREE select RISCV_NUMA + select RISCV_OPENSBI_DOMAIN select GOLDFISH_RTC select PCI select PCI_EXPRESS_GENERIC_BRIDGE diff --git a/hw/riscv/meson.build b/hw/riscv/meson.build index f872674093..f47626c164 100644 --- a/hw/riscv/meson.build +++ b/hw/riscv/meson.build @@ -1,6 +1,7 @@ riscv_ss =3D ss.source_set() riscv_ss.add(files('boot.c')) riscv_ss.add(when: 'CONFIG_RISCV_NUMA', if_true: files('numa.c')) +riscv_ss.add(when: 'CONFIG_RISCV_OPENSBI_DOMAIN', if_true: files('opensbi_= domain.c')) riscv_ss.add(files('riscv_hart.c')) riscv_ss.add(when: 'CONFIG_OPENTITAN', if_true: files('opentitan.c')) riscv_ss.add(when: 'CONFIG_RISCV_VIRT', if_true: files('virt.c')) diff --git a/hw/riscv/opensbi_domain.c b/hw/riscv/opensbi_domain.c new file mode 100644 index 0000000000..67a6bab538 --- /dev/null +++ b/hw/riscv/opensbi_domain.c @@ -0,0 +1,542 @@ +#include "qemu/osdep.h" +#include "hw/riscv/opensbi_domain.h" +#include "hw/boards.h" +#include "hw/riscv/virt.h" +#include "qapi/error.h" +#include "qemu/cutils.h" +#include "qemu/error-report.h" +#include "sysemu/device_tree.h" + +#include + +static void create_fdt_domain_possible_harts(MachineState *ms, + OpenSBIDomainState *s, + char *path) { + unsigned long i, cpu; + unsigned long num_cpus; + + num_cpus =3D s->last_possible_hart - s->first_possible_hart + 1; + if (num_cpus) { + g_autofree uint32_t *phandles =3D g_malloc0_n(num_cpus, sizeof(uin= t32_t)); + + for (i =3D 0, cpu =3D s->first_possible_hart; i < num_cpus; i++, c= pu++) { + g_autofree char *cpu_name =3D g_strdup_printf("/cpus/cpu@%li",= cpu); + phandles[i] =3D cpu_to_fdt32(qemu_fdt_get_phandle( + ms->fdt, cpu_name)); + } + + qemu_fdt_setprop(ms->fdt, path, "possible-harts", + phandles, num_cpus * 4); + } +} + +static void create_fdt_domain_regions(MachineState *ms, + OpenSBIDomainState *s, + char *path) { + unsigned long i; + int num_regions =3D 0; + DeviceState *ds; + + for (i =3D 0; i < OPENSBI_DOMAIN_MEMREGIONS_MAX; i++) { + if (s->regions[i]) { + num_regions++; + } + } + + if (num_regions) { + g_autofree uint32_t *regions =3D + g_malloc0_n(num_regions, 2 * sizeof(uint32_t)); + for (i =3D 0; i < OPENSBI_DOMAIN_MEMREGIONS_MAX; i++) { + if (s->regions[i]) { + ds =3D DEVICE(s->regions[i]); + g_autofree char *region_name =3D g_strdup_printf( + "/chosen/opensbi-domains/%s", ds->id); + regions[2 * i] =3D cpu_to_fdt32(qemu_fdt_get_phandle + (ms->fdt, region_name)); + regions[2 * i + 1] =3D cpu_to_fdt32(s->region_perms[i]); + } + } + + qemu_fdt_setprop(ms->fdt, path, "regions", + regions, num_regions * 8); + } +} + +struct DomainFDTState { + MachineState *ms; + bool regions; +}; + +static void create_fdt_one_domain(MachineState *ms, OpenSBIDomainState *s) +{ + DeviceState *ds =3D DEVICE(s); + g_autofree char *path, *cpu_name; + + if (ds->id) { + path =3D g_strdup_printf("/chosen/opensbi-domains/%s", + ds->id); + } else { + path =3D g_strdup_printf("/chosen/opensbi-domains/domain@%lx", + s->next_addr); + } + + qemu_fdt_add_subnode(ms->fdt, path); + qemu_fdt_setprop_string(ms->fdt, path, "compatible", + "opensbi,domain,instance"); + qemu_fdt_setprop_cells(ms->fdt, path, "phandle", + qemu_fdt_alloc_phandle(ms->fdt)); + + create_fdt_domain_possible_harts(ms, s, path); + create_fdt_domain_regions(ms, s, path); + + /* Assign boot hart to this domain */ + if (s->boot_hart !=3D -1) { + cpu_name =3D g_strdup_printf("/cpus/cpu@%i", s->boot_hart); + qemu_fdt_setprop_cell(ms->fdt, path, "boot-hart", + qemu_fdt_get_phandle(ms->fdt, cpu_name)); + if (s->assign) { + qemu_fdt_setprop_cell(ms->fdt, cpu_name, "opensbi-domain", + qemu_fdt_get_phandle(ms->fdt, path)); + } + } + + if (s->next_arg1 !=3D -1) { + qemu_fdt_setprop_cells(ms->fdt, path, "next-arg1", + (uint64_t) s->next_arg1 >> 32, s->next_arg1); + } + + if (s->next_addr !=3D -1) { + qemu_fdt_setprop_cells(ms->fdt, path, "next-addr", + (uint64_t) s->next_addr >> 32, s->next_addr); + } + + if (s->next_mode !=3D -1) { + qemu_fdt_setprop_cell(ms->fdt, path, "next-mode", + s->next_mode); + } + + if (s->system_reset_allowed) { + qemu_fdt_setprop(ms->fdt, path, "system-reset-allowed", NULL, 0); + } + + if (s->system_suspend_allowed) { + qemu_fdt_setprop(ms->fdt, path, "system-suspend-allowed", NULL, 0); + } +} + +static uint32_t create_fdt_one_device(MachineState *ms, char *device) +{ + uint32_t phandle; + int offs =3D fdt_path_offset(ms->fdt, device); + + if (offs < 0) { + error_report("%s: Could not find device %s: %s", __func__, + device, fdt_strerror(offs)); + exit(1); + } + + phandle =3D fdt_get_phandle(ms->fdt, offs); + if (!phandle) { + phandle =3D qemu_fdt_alloc_phandle(ms->fdt); + qemu_fdt_setprop_cell(ms->fdt, device, "phandle", phandle); + } + + return phandle; +} + +static void create_fdt_one_memregion(MachineState *ms, + OpenSBIMemregionState *s) +{ + g_autofree char *path; + int i, dev, num_devices; + DeviceState *ds =3D DEVICE(s); + + path =3D g_strdup_printf("/chosen/opensbi-domains/%s", ds->id); + qemu_fdt_add_subnode(ms->fdt, path); + qemu_fdt_setprop_string(ms->fdt, path, "compatible", + "opensbi,domain,memregion"); + qemu_fdt_setprop_cells(ms->fdt, path, "base", + (uint64_t) s->base >> 32, s->base); + + qemu_fdt_setprop_cell(ms->fdt, path, "order", + (uint32_t) s->order); + + if (s->mmio) { + qemu_fdt_setprop(ms->fdt, path, "mmio", NULL, 0); + + /* Get all phandles for related devices */ + num_devices =3D 0; + for (i =3D 0; i < OPENSBI_MEMREGION_DEVICES_MAX; i++) { + if (s->devices[i]) { + num_devices++; + } + } + + if (num_devices) { + g_autofree uint32_t *devices =3D + g_malloc0_n(num_devices, sizeof(uint32_t)); + for (i =3D 0, dev =3D 0; i < OPENSBI_MEMREGION_DEVICES_MAX && + dev < num_devices; i++) { + if (s->devices[i]) { + devices[dev++] =3D create_fdt_one_device(ms, + s->devices[i]); + } + } + + qemu_fdt_setprop(ms->fdt, path, "devices", devices, + num_devices * 4); + } + } + + qemu_fdt_setprop_cells(ms->fdt, path, "phandle", + qemu_fdt_alloc_phandle(ms->fdt)); +} + +static int create_fdt_domains(Object *obj, void *opaque) +{ + struct DomainFDTState *dfs =3D opaque; + OpenSBIDomainState *osds; + OpenSBIMemregionState *osms; + + osds =3D (OpenSBIDomainState *) + object_dynamic_cast(obj, TYPE_OPENSBI_DOMAIN); + osms =3D (OpenSBIMemregionState *) + object_dynamic_cast(obj, TYPE_OPENSBI_MEMREGION); + + if (dfs->regions) { + if (osms) { + create_fdt_one_memregion(dfs->ms, osms); + } + } else { + if (osds) { + create_fdt_one_domain(dfs->ms, osds); + } + } + + return 0; +} + +static const char *containers[] =3D { + "/peripheral", "/peripheral-anon" +}; + +void create_fdt_opensbi_domains(MachineState *s) +{ + int i; + MachineState *ms =3D MACHINE(s); + Object *container; + + struct DomainFDTState check =3D { + .ms =3D ms, + .regions =3D true + }; + + /* Make sure that top-level node exists */ + qemu_fdt_add_subnode(ms->fdt, "/chosen/opensbi-domains"); + qemu_fdt_setprop_string(ms->fdt, "/chosen/opensbi-domains", + "compatible", "opensbi,domain,config"); + + /* Do a scan through regions first */ + for (i =3D 0; i < ARRAY_SIZE(containers); i++) { + container =3D container_get(OBJECT(s), containers[i]); + object_child_foreach(container, create_fdt_domains, &check); + } + + /* Then scan through domains */ + check.regions =3D false; + for (i =3D 0; i < ARRAY_SIZE(containers); i++) { + container =3D container_get(OBJECT(s), containers[i]); + object_child_foreach(container, create_fdt_domains, &check); + } +} + +/* OpenSBI Memregions */ + +static void set_mmio(Object *obj, bool val, Error **err) +{ + OpenSBIMemregionState *s =3D OPENSBI_MEMREGION(obj); + s->mmio =3D val; +} + +static void set_device(Object *obj, const char *val, Error **err) +{ + int i; + OpenSBIMemregionState *s =3D OPENSBI_MEMREGION(obj); + + for (i =3D 0; i < OPENSBI_DOMAIN_MEMREGIONS_MAX; i++) { + if (!s->devices[i]) { + s->devices[i] =3D g_strdup(val); + break; + } + } +} + +static void opensbi_memregion_instance_init(Object *obj) +{ + int i; + OpenSBIMemregionState *s =3D OPENSBI_MEMREGION(obj); + + s->base =3D -1; + object_property_add_uint64_ptr(obj, "base", &s->base, + OBJ_PROP_FLAG_WRITE); + object_property_set_description(obj, "base", + "The base address of the domain memory= region. If \"order\" is also specified, " + "this property should be a 2 ^ order a= ligned 64 bit address"); + + s->order =3D -1; + object_property_add_uint32_ptr(obj, "order", &s->order, + OBJ_PROP_FLAG_WRITE); + object_property_set_description(obj, "order", + "The order of the domain memory region= . This property should have a 32 bit value " + "(i.e. one DT cell) in the range 3 <= =3D order <=3D __riscv_xlen."); + + s->mmio =3D false; + object_property_add_bool(obj, "mmio", NULL, set_mmio); + object_property_set_description(obj, "mmio", + "A boolean flag representing whether t= he domain memory region is a " + "memory-mapped I/O (MMIO) region."); + + for (i =3D 0; i < OPENSBI_DOMAIN_MEMREGIONS_MAX; i++) { + g_autofree char *propname =3D g_strdup_printf("device%i", i); + object_property_add_str(obj, propname, NULL, set_device); + + g_autofree char *description =3D g_strdup_printf( + "Device %i (out of %i) for this memregion. This property s= hould be a device tree path to the device.", + i, OPENSBI_DOMAIN_MEMREGIONS_MAX); + object_property_set_description(obj, propname, description); + } +} + +static void opensbi_memregion_realize(DeviceState *ds, Error **errp) +{ + #if defined(TARGET_RISCV32) + int xlen =3D 32; + #elif defined(TARGET_RISCV64) + int xlen =3D 64; + #endif + + OpenSBIMemregionState *s =3D OPENSBI_MEMREGION(ds); + + if (s->base =3D=3D -1) { + error_setg(errp, "must specify base"); + return; + } + + if (s->order =3D=3D -1) { + error_setg(errp, "must specify order"); + return; + } + + /* Check order bounds */ + if (s->order < 3 || s->order > xlen) { + error_setg(errp, "order must be between 3 and %d", xlen); + return; + } + + /* Check base alignment */ + if (s->order < xlen && (s->base & (BIT(s->order) - 1))) { + error_setg(errp, "base not aligned to order"); + return; + } +} + +static void opensbi_memregion_class_init(ObjectClass *oc, void *opaque) +{ + DeviceClass *dc =3D DEVICE_CLASS(oc); + dc->realize =3D opensbi_memregion_realize; +} + +static const TypeInfo opensbi_memregion_info =3D { + .name =3D TYPE_OPENSBI_MEMREGION, + .parent =3D TYPE_DEVICE, + .instance_init =3D opensbi_memregion_instance_init, + .instance_size =3D sizeof(OpenSBIDomainState), + .class_init =3D opensbi_memregion_class_init +}; + +/* OpenSBI Domains */ + +static void set_sysreset_allowed(Object *obj, bool val, Error **err) +{ + OpenSBIDomainState *s =3D OPENSBI_DOMAIN(obj); + s->system_reset_allowed =3D val; +} + +static void set_suspend_allowed(Object *obj, bool val, Error **err) +{ + OpenSBIDomainState *s =3D OPENSBI_DOMAIN(obj); + s->system_suspend_allowed =3D val; +} + +static void set_assign(Object *obj, bool val, Error **err) +{ + OpenSBIDomainState *s =3D OPENSBI_DOMAIN(obj); + s->assign =3D val; +} + +static void set_possible_harts(Object *obj, const char *str, Error **err) +{ + OpenSBIDomainState *s =3D OPENSBI_DOMAIN(obj); + const char *firstcpu, *firstcpu_end, *lastcpu; + + firstcpu =3D str; + if (qemu_strtoul(firstcpu, &firstcpu_end, 0, + &s->first_possible_hart) < 0) { + error_setg(err, "could not convert firstcpu"); + return; + } + + lastcpu =3D qemu_strchrnul(str, '-'); + if (*lastcpu) { + if (lastcpu !=3D firstcpu_end) { + error_setg(err, "could not separate firstcpu and lastcpu"); + return; + } + + lastcpu++; + if (qemu_strtoul(lastcpu, NULL, 0, + &s->last_possible_hart) < 0) { + error_setg(err, "could not convert lastcpu"); + return; + } + } else { + s->last_possible_hart =3D s->first_possible_hart; + } +} + +static void opensbi_domain_instance_init(Object *obj) +{ + int i; + OpenSBIDomainState *s =3D OPENSBI_DOMAIN(obj); + + s->boot_hart =3D VIRT_CPUS_MAX; + object_property_add_uint32_ptr(obj, "boot-hart", &s->boot_hart, + OBJ_PROP_FLAG_WRITE); + object_property_set_description(obj, "boot-hart", + "The HART booting the domain instance.= "); + + s->first_possible_hart =3D -1; + s->last_possible_hart =3D -1; + object_property_add_str(obj, "possible-harts", NULL, set_possible_hart= s); + object_property_set_description(obj, "possible-harts", + "The contiguous list of CPUs for the d= omain instance, specified as firstcpu[-lastcpu]"); + + s->next_arg1 =3D -1; + object_property_add_uint64_ptr(obj, "next-arg1", &s->next_arg1, + OBJ_PROP_FLAG_WRITE); + object_property_set_description(obj, "next-arg1", + "The 64 bit next booting stage arg1 fo= r the domain instance."); + + s->next_addr =3D -1; + object_property_add_uint64_ptr(obj, "next-addr", &s->next_addr, + OBJ_PROP_FLAG_WRITE); + object_property_set_description(obj, "next-addr", + "The 64 bit next booting stage address= for the domain instance."); + + s->next_mode =3D -1; + object_property_add_uint32_ptr(obj, "next-mode", &s->next_mode, + OBJ_PROP_FLAG_WRITE); + object_property_set_description(obj, "next-mode", + "The 32 bit next booting stage mode fo= r the domain instance."); + + s->system_reset_allowed =3D false; + object_property_add_bool(obj, "system-reset-allowed", NULL, + set_sysreset_allowed); + object_property_set_description(obj, "system-reset-allowed", + "Whether the domain instance is allowe= d to do system reset."); + + s->system_suspend_allowed =3D false; + object_property_add_bool(obj, "system-suspend-allowed", NULL, + set_suspend_allowed); + object_property_set_description(obj, "system-suspend-allowed", + "Whether the domain instance is allowe= d to do system suspend."); + + for (i =3D 0; i < OPENSBI_DOMAIN_MEMREGIONS_MAX; i++) { + s->regions[i] =3D NULL; + g_autofree char *reg_propname =3D g_strdup_printf("region%i", i); + object_property_add_link(obj, reg_propname, TYPE_OPENSBI_MEMREGION, + (Object **) &s->regions[i], + qdev_prop_allow_set_link_before_realize, = 0); + + g_autofree char *reg_description =3D g_strdup_printf( + "Region %i (out of %i) for this domain.", + i, OPENSBI_DOMAIN_MEMREGIONS_MAX); + object_property_set_description(obj, reg_propname, reg_description= ); + + s->region_perms[i] =3D 0; + g_autofree char *perm_propname =3D g_strdup_printf("perms%i", i); + object_property_add_uint32_ptr(obj, perm_propname, &s->region_perm= s[i], + OBJ_PROP_FLAG_WRITE); + + g_autofree char *perm_description =3D g_strdup_printf( + "Permissions for region %i for this domain.", i); + object_property_set_description(obj, perm_propname, perm_descripti= on); + } + + object_property_add_bool(obj, "assign", NULL, set_assign); + object_property_set_description(obj, "assign", + "Whether to assign this domain to its = boot hart."); +} + +static void opensbi_domain_realize(DeviceState *ds, Error **errp) +{ + OpenSBIDomainState *s =3D OPENSBI_DOMAIN(ds); + + if (s->boot_hart >=3D VIRT_CPUS_MAX) { + error_setg(errp, "boot hart larger than maximum number of CPUs (%d= )", + VIRT_CPUS_MAX); + return; + } + + if (s->first_possible_hart =3D=3D -1) { + if (s->last_possible_hart !=3D -1) { + error_setg(errp, + "last possible hart set when first possible hart unse= t"); + return; + } + } else { + if (s->first_possible_hart >=3D VIRT_CPUS_MAX) { + error_setg(errp, + "first possible hart larger than maximum number of CP= Us (%d)", + VIRT_CPUS_MAX); + return; + } + + if (s->last_possible_hart !=3D -1) { + if (s->last_possible_hart < s->first_possible_hart) { + error_setg(errp, + "last possible hart larger than first possible ha= rt"); + return; + } + + if (s->last_possible_hart >=3D VIRT_CPUS_MAX) { + error_setg(errp, + "last possible hart larger than maximum number of= CPUS (%d)", + VIRT_CPUS_MAX); + return; + } + } + } +} + +static void opensbi_domain_class_init(ObjectClass *oc, void *opaque) +{ + DeviceClass *dc =3D DEVICE_CLASS(oc); + dc->realize =3D opensbi_domain_realize; +} + +static const TypeInfo opensbi_domain_info =3D { + .name =3D TYPE_OPENSBI_DOMAIN, + .parent =3D TYPE_DEVICE, + .instance_init =3D opensbi_domain_instance_init, + .instance_size =3D sizeof(OpenSBIDomainState), + .class_init =3D opensbi_domain_class_init +}; + +static void opensbi_register_types(void) +{ + type_register_static(&opensbi_domain_info); + type_register_static(&opensbi_memregion_info); +} + +type_init(opensbi_register_types) diff --git a/hw/riscv/virt.c b/hw/riscv/virt.c index 9981e0f6c9..bb4bf3ce5b 100644 --- a/hw/riscv/virt.c +++ b/hw/riscv/virt.c @@ -55,6 +55,7 @@ #include "hw/acpi/aml-build.h" #include "qapi/qapi-visit-common.h" #include "hw/virtio/virtio-iommu.h" +#include "hw/riscv/opensbi_domain.h" =20 /* KVM AIA only supports APLIC MSI. APLIC Wired is always emulated by QEMU= . */ static bool virt_use_kvm_aia(RISCVVirtState *s) @@ -1051,6 +1052,8 @@ static void finalize_fdt(RISCVVirtState *s) create_fdt_uart(s, virt_memmap, irq_mmio_phandle); =20 create_fdt_rtc(s, virt_memmap, irq_mmio_phandle); + + create_fdt_opensbi_domains(MACHINE(s)); } =20 static void create_fdt(RISCVVirtState *s, const MemMapEntry *memmap) diff --git a/include/hw/riscv/opensbi_domain.h b/include/hw/riscv/opensbi_d= omain.h new file mode 100644 index 0000000000..bcce16a609 --- /dev/null +++ b/include/hw/riscv/opensbi_domain.h @@ -0,0 +1,50 @@ + +#ifndef RISCV_DOMAIN_H +#define RISCV_DOMAIN_H + +#include "hw/sysbus.h" +#include "qom/object.h" +#include "cpu.h" + +#define TYPE_OPENSBI_MEMREGION "opensbi-memregion" +OBJECT_DECLARE_SIMPLE_TYPE(OpenSBIMemregionState, OPENSBI_MEMREGION) + +#define OPENSBI_MEMREGION_DEVICES_MAX 16 + +struct OpenSBIMemregionState { + /* public */ + DeviceState parent_obj; + + /* private */ + uint64_t base; + uint32_t order; + bool mmio; + char *devices[OPENSBI_MEMREGION_DEVICES_MAX]; +}; + +#define TYPE_OPENSBI_DOMAIN "opensbi-domain" +OBJECT_DECLARE_SIMPLE_TYPE(OpenSBIDomainState, OPENSBI_DOMAIN) + +#define OPENSBI_DOMAIN_MEMREGIONS_MAX 16 + +struct OpenSBIDomainState { + /* public */ + DeviceState parent_obj; + + /* private */ + OpenSBIMemregionState *regions[OPENSBI_DOMAIN_MEMREGIONS_MAX]; + unsigned int region_perms[OPENSBI_DOMAIN_MEMREGIONS_MAX]; + unsigned long first_possible_hart, last_possible_hart; + unsigned int boot_hart; + uint64_t next_arg1; + uint64_t next_addr; + uint32_t next_mode; + bool system_reset_allowed; + bool system_suspend_allowed; + + bool assign; +}; + +void create_fdt_opensbi_domains(MachineState *s); + +#endif /* RISCV_DOMAIN_H */ --=20 2.45.2