From nobody Mon Nov 25 04:34:57 2024 Delivered-To: importer@patchew.org Authentication-Results: mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=pass(p=none dis=none) header.from=cs.unc.edu ARC-Seal: i=1; a=rsa-sha256; t=1717682678; cv=none; d=zohomail.com; s=zohoarc; b=ONp8UGLP4l8oJAcVu9cgQs2ODhxodJOEYxFqSyc4/vWGfqEzBMCMGlQxmLBmHuhn+iFPkqBo7fVzM0yH9+GLLhnjgDIHoc4XUjCuKrvEQGMxOHYwrLZVAd2qv43NiOWqX3v3pF4yqfUD41X1GgunUIxqCqx+QW1WrSUVxdWVd6E= ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=zohomail.com; s=zohoarc; t=1717682678; h=Content-Transfer-Encoding:Cc:Cc:Date:Date:From:From:In-Reply-To:List-Subscribe:List-Post:List-Id:List-Archive:List-Help:List-Unsubscribe:MIME-Version:Message-ID:References:Sender:Subject:Subject:To:To:Message-Id:Reply-To; bh=HL/W07VjIhXTaGzqnMXtp+yOEYzG0QJRHKTfxrjMO7E=; b=XQDPcMTysrghVlczjTVqJa3WaIrWUVpS/bPkZdTUprJ0aKWTgFAB6gzkaNOqdoHnhv7Tlxb3asJ7I0uGOnMfTxwnx4B5TWs/A5yBE9TKPSVHnhGZFNNznTpKsVm6jBT+8wNqX5z5Lg35BLvy8fyOebvq6IvoTf604aCyUhjyhQU= ARC-Authentication-Results: i=1; mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=pass header.from= (p=none dis=none) Return-Path: Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) by mx.zohomail.com with SMTPS id 1717682678045316.3314929215385; Thu, 6 Jun 2024 07:04:38 -0700 (PDT) Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1sFDiH-0003hE-Rl; Thu, 06 Jun 2024 10:03:33 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1sFDiE-0003eJ-43 for qemu-devel@nongnu.org; Thu, 06 Jun 2024 10:03:30 -0400 Received: from mail-qk1-x735.google.com ([2607:f8b0:4864:20::735]) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1sFDiA-0003Li-3B for qemu-devel@nongnu.org; Thu, 06 Jun 2024 10:03:29 -0400 Received: by mail-qk1-x735.google.com with SMTP id af79cd13be357-7952b60b4d7so60118685a.1 for ; Thu, 06 Jun 2024 07:03:25 -0700 (PDT) Received: from kermit.cs.unc.edu (kermit.cs.unc.edu. [152.2.133.133]) by smtp.gmail.com with ESMTPSA id af79cd13be357-795330b2305sm62935685a.88.2024.06.06.07.03.21 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 06 Jun 2024 07:03:22 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=cs.unc.edu; s=google; t=1717682604; x=1718287404; darn=nongnu.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=HL/W07VjIhXTaGzqnMXtp+yOEYzG0QJRHKTfxrjMO7E=; b=PuR9tlLcaCQPfIlzVOhPXyR+O6WHIwZrfq6f2mujAmUci6xAMNhZ9OEBDb0PMG4DAQ xhxfw+smkRsZsL4Mi0nBlgvP1IyRASRBhDK6vkKPxjohL4DIguoUcyPS7O9eDgjOF1jb oqD+vvLbGMHAaUqHV5hzI+E+GUf6uWLKRFxWfLWJUto80zRP6/aF+S0qIpAZQu4tZmtL m5CE6n/QZmiJ8BEM6EpyzMxvuc4+hWLdAIHjHykS+BKTmLQtmc6L96dv14FiORl4nJyT gOquHTQAWvVr1NApO5DCeArtjZhVxzpyvHYifCg7Syhj6oIuYUEidtSvPgQ74e0eqUMA kRfg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1717682604; x=1718287404; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=HL/W07VjIhXTaGzqnMXtp+yOEYzG0QJRHKTfxrjMO7E=; b=jvm0ItrHDKk6tCPvPtzmZRZu/8UbjZlA/Stul/bMwcy86e2dY4yNx3bNjNyVKsWp+H zxwerChiG4jsVkh+BE57V6D7tt0MexwUinlFjMQk3PG0cw2UTOXCQTODozPZS8NDuSZM 7zFIQSuQH3kVJeZxyJdgKnbwYqGykX8z0Uk5S3uHoBzAH/gbH1tTmGUCFOF4b6WOYVa5 7QpkPK6ut5AOI+N7MHBvgJawrkBps/OsCnhw646iOfZXijjfgUTzo6LlKfbIZFNCrl2Q QrJzyz9SFdao3G/hv+nKZNYi0u5e459yI8ubrqq46msTywoCa0ObUAO00xjh1MiZHMI7 MoJw== X-Gm-Message-State: AOJu0YzrDheHzM7Ey+S3hDlzDvOy03voJDCPVN8m81jUvrBfj1QrsFJx C3czURO7iG+KGQ009YdqpBk8h9wsg1qL86zZYv7DNOJaSlIGEmkOdr+fyMiIZo+hwVvhhP6WEDr c7p4zTLayMaI3W5lmKtWahU32AlXqaAgfPCO2IPafH6371QGZpLooeWHB3VbUjEaWtl7/r/N2vo weSShdsVS7cU87/MlPgrQQFnNEMzOB X-Google-Smtp-Source: AGHT+IHSBRH5DKyAUW5KXJpHHMoDTpykrGu0F363++Evzr1YHtsHRhhkZY/vKtHGoXPmH6B5rR6CIA== X-Received: by 2002:a05:620a:248f:b0:792:de9f:fd6b with SMTP id af79cd13be357-79523d4d20bmr698584885a.36.1717682603137; Thu, 06 Jun 2024 07:03:23 -0700 (PDT) From: Don Porter To: qemu-devel@nongnu.org Cc: dave@treblig.org, peter.maydell@linaro.org, nadav.amit@gmail.com, richard.henderson@linaro.org, philmd@linaro.org, Don Porter Subject: [PATCH v3 6/6] Convert x86_mmu_translate() to use common code. Date: Thu, 6 Jun 2024 10:02:53 -0400 Message-Id: <20240606140253.2277760-7-porter@cs.unc.edu> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20240606140253.2277760-1-porter@cs.unc.edu> References: <20240606140253.2277760-1-porter@cs.unc.edu> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Received-SPF: pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; envelope-from=qemu-devel-bounces+importer=patchew.org@nongnu.org; helo=lists.gnu.org; Received-SPF: pass client-ip=2607:f8b0:4864:20::735; envelope-from=porter@cs.unc.edu; helo=mail-qk1-x735.google.com X-Spam_score_int: -19 X-Spam_score: -2.0 X-Spam_bar: -- X-Spam_report: (-2.0 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001, T_SCC_BODY_TEXT_LINE=-0.01 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+importer=patchew.org@nongnu.org Sender: qemu-devel-bounces+importer=patchew.org@nongnu.org X-ZohoMail-DKIM: pass (identity @cs.unc.edu) X-ZM-MESSAGEID: 1717682679529100003 Content-Type: text/plain; charset="utf-8" Signed-off-by: Don Porter --- target/i386/arch_memory_mapping.c | 44 +++- target/i386/cpu.h | 5 +- target/i386/helper.c | 374 +++++++-------------------- target/i386/tcg/sysemu/excp_helper.c | 2 +- 4 files changed, 129 insertions(+), 296 deletions(-) diff --git a/target/i386/arch_memory_mapping.c b/target/i386/arch_memory_ma= pping.c index b52e98133c..bccd290b9f 100644 --- a/target/i386/arch_memory_mapping.c +++ b/target/i386/arch_memory_mapping.c @@ -228,9 +228,38 @@ static void _mmu_decode_va_parameters(CPUState *cs, in= t height, } =20 /** - * get_pte - Copy the contents of the page table entry at node[i] into pt_= entry. - * Optionally, add the relevant bits to the virtual address in - * vaddr_pte. + * x86_virtual_to_pte_index - Given a virtual address and height in + * the page table radix tree, return the index that should be + * used to look up the next page table entry (pte) in + * translating an address. + * + * @cs - CPU state + * @vaddr - The virtual address to translate + * @height - height of node within the tree (leaves are 1, not 0). + * + * Example: In 32-bit x86 page tables, the virtual address is split + * into 10 bits at height 2, 10 bits at height 1, and 12 offset bits. + * So a call with VA and height 2 would return the first 10 bits of va, + * right shifted by 22. + */ + +int x86_virtual_to_pte_index(CPUState *cs, target_ulong vaddr, int height) +{ + int shift =3D 0; + int width =3D 0; + int mask =3D 0; + + _mmu_decode_va_parameters(cs, height, &shift, &width); + + mask =3D (1 << width) - 1; + + return (vaddr >> shift) & mask; +} + +/** + * x86_get_pte - Copy the contents of the page table entry at node[i] + * into pt_entry. Optionally, add the relevant bits to + * the virtual address in vaddr_pte. * * @cs - CPU state * @node - physical address of the current page table node @@ -249,7 +278,6 @@ void x86_get_pte(CPUState *cs, hwaddr node, int i, int height, PTE_t *pt_entry, vaddr vaddr_parent, vaddr *vaddr_pte, hwaddr *pte_paddr) - { X86CPU *cpu =3D X86_CPU(cs); CPUX86State *env =3D &cpu->env; @@ -282,8 +310,8 @@ x86_get_pte(CPUState *cs, hwaddr node, int i, int heigh= t, } =20 =20 -static bool -mmu_pte_check_bits(CPUState *cs, PTE_t *pte, int64_t mask) +bool +x86_pte_check_bits(CPUState *cs, PTE_t *pte, int64_t mask) { X86CPU *cpu =3D X86_CPU(cs); CPUX86State *env =3D &cpu->env; @@ -300,7 +328,7 @@ mmu_pte_check_bits(CPUState *cs, PTE_t *pte, int64_t ma= sk) bool x86_pte_present(CPUState *cs, PTE_t *pte) { - return mmu_pte_check_bits(cs, pte, PG_PRESENT_MASK); + return x86_pte_check_bits(cs, pte, PG_PRESENT_MASK); } =20 /** @@ -312,7 +340,7 @@ x86_pte_present(CPUState *cs, PTE_t *pte) bool x86_pte_leaf(CPUState *cs, int height, PTE_t *pte) { - return height =3D=3D 1 || mmu_pte_check_bits(cs, pte, PG_PSE_MASK); + return height =3D=3D 1 || x86_pte_check_bits(cs, pte, PG_PSE_MASK); } =20 /** diff --git a/target/i386/cpu.h b/target/i386/cpu.h index 2c7cfe7901..978841a624 100644 --- a/target/i386/cpu.h +++ b/target/i386/cpu.h @@ -2198,6 +2198,8 @@ bool x86_pte_present(CPUState *cs, PTE_t *pte); bool x86_pte_leaf(CPUState *cs, int height, PTE_t *pte); hwaddr x86_pte_child(CPUState *cs, PTE_t *pte, int height); uint64_t x86_pte_flags(uint64_t pte); +bool x86_pte_check_bits(CPUState *cs, PTE_t *pte, int64_t mask); +int x86_virtual_to_pte_index(CPUState *cs, target_ulong vaddr, int height); bool x86_cpu_get_memory_mapping(CPUState *cpu, MemoryMappingList *list, Error **errp); bool x86_mon_init_page_table_iterator(Monitor *mon, @@ -2220,7 +2222,8 @@ int cpu_x86_support_mca_broadcast(CPUX86State *env); bool x86_cpu_get_physical_address(CPUX86State *env, vaddr addr, MMUAccessType access_type, int mmu_idx, X86TranslateResult *out, - X86TranslateFault *err, uint64_t ra); + X86TranslateFault *err, uint64_t ra, + bool read_only); =20 hwaddr x86_cpu_get_phys_page_attrs_debug(CPUState *cpu, vaddr addr, MemTxAttrs *attrs); diff --git a/target/i386/helper.c b/target/i386/helper.c index 746570a442..4e5467ee57 100644 --- a/target/i386/helper.c +++ b/target/i386/helper.c @@ -308,7 +308,8 @@ static bool ptw_translate(X86PTETranslate *inout, hwadd= r addr, uint64_t ra) =20 static bool x86_mmu_translate(CPUX86State *env, const X86TranslateParams *= in, X86TranslateResult *out, - X86TranslateFault *err, uint64_t ra) + X86TranslateFault *err, uint64_t ra, + bool read_only) { const target_ulong addr =3D in->addr; const int pg_mode =3D in->pg_mode; @@ -324,6 +325,10 @@ static bool x86_mmu_translate(CPUX86State *env, const = X86TranslateParams *in, uint32_t pkr; int page_size; int error_code; + CPUState *cs =3D env_cpu(env); + int height; + bool pae_enabled =3D env->cr[4] & CR4_PAE_MASK; + bool long_mode_enabled =3D env->hflags & HF_LMA_MASK; =20 restart_all: rsvd_mask =3D ~MAKE_64BIT_MASK(0, env_archcpu(env)->phys_bits); @@ -332,194 +337,89 @@ static bool x86_mmu_translate(CPUX86State *env, cons= t X86TranslateParams *in, rsvd_mask |=3D PG_NX_MASK; } =20 - if (pg_mode & PG_MODE_PAE) { -#ifdef TARGET_X86_64 - if (pg_mode & PG_MODE_LMA) { - if (pg_mode & PG_MODE_LA57) { - /* - * Page table level 5 - */ - pte_addr =3D (in->cr3 & ~0xfff) + (((addr >> 48) & 0x1ff) = << 3); - if (!ptw_translate(&pte_trans, pte_addr, ra)) { - return false; - } - restart_5: - pte =3D ptw_ldq(&pte_trans, ra); - if (!(pte & PG_PRESENT_MASK)) { - goto do_fault; - } - if (pte & (rsvd_mask | PG_PSE_MASK)) { - goto do_fault_rsvd; - } - if (!ptw_setl(&pte_trans, pte, PG_ACCESSED_MASK)) { - goto restart_5; - } - ptep =3D pte ^ PG_NX_MASK; - } else { - pte =3D in->cr3; - ptep =3D PG_NX_MASK | PG_USER_MASK | PG_RW_MASK; - } + /* Get the root of the page table */ =20 - /* - * Page table level 4 - */ - pte_addr =3D (pte & PG_ADDRESS_MASK) + (((addr >> 39) & 0x1ff)= << 3); - if (!ptw_translate(&pte_trans, pte_addr, ra)) { - return false; - } - restart_4: - pte =3D ptw_ldq(&pte_trans, ra); - if (!(pte & PG_PRESENT_MASK)) { - goto do_fault; - } - if (pte & (rsvd_mask | PG_PSE_MASK)) { - goto do_fault_rsvd; - } - if (!ptw_setl(&pte_trans, pte, PG_ACCESSED_MASK)) { - goto restart_4; - } - ptep &=3D pte ^ PG_NX_MASK; + /* + * ptep is really an accumulator for the permission bits. + * Thus, the xor-ing totally trashes the high bits, and that is + * ok - we only care about the low ones. + */ + ptep =3D PG_NX_MASK | PG_USER_MASK | PG_RW_MASK; + hwaddr pt_node =3D x86_page_table_root(cs, &height); =20 - /* - * Page table level 3 - */ - pte_addr =3D (pte & PG_ADDRESS_MASK) + (((addr >> 30) & 0x1ff)= << 3); - if (!ptw_translate(&pte_trans, pte_addr, ra)) { - return false; - } - restart_3_lma: - pte =3D ptw_ldq(&pte_trans, ra); - if (!(pte & PG_PRESENT_MASK)) { - goto do_fault; - } - if (pte & rsvd_mask) { - goto do_fault_rsvd; - } - if (!ptw_setl(&pte_trans, pte, PG_ACCESSED_MASK)) { - goto restart_3_lma; - } - ptep &=3D pte ^ PG_NX_MASK; - if (pte & PG_PSE_MASK) { - /* 1 GB page */ - page_size =3D 1024 * 1024 * 1024; - goto do_check_protect; - } - } else -#endif - { - /* - * Page table level 3 - */ - pte_addr =3D (in->cr3 & 0xffffffe0ULL) + ((addr >> 27) & 0x18); - if (!ptw_translate(&pte_trans, pte_addr, ra)) { - return false; - } - rsvd_mask |=3D PG_HI_USER_MASK; - restart_3_nolma: - pte =3D ptw_ldq(&pte_trans, ra); - if (!(pte & PG_PRESENT_MASK)) { - goto do_fault; - } - if (pte & (rsvd_mask | PG_NX_MASK)) { - goto do_fault_rsvd; - } - if (!ptw_setl(&pte_trans, pte, PG_ACCESSED_MASK)) { - goto restart_3_nolma; - } - ptep =3D PG_NX_MASK | PG_USER_MASK | PG_RW_MASK; - } + /* Special case for PAE paging */ + if (height =3D=3D 3 && pg_mode & PG_MODE_PAE) { + rsvd_mask |=3D PG_HI_USER_MASK; + } =20 - /* - * Page table level 2 - */ - pte_addr =3D (pte & PG_ADDRESS_MASK) + (((addr >> 21) & 0x1ff) << = 3); + int i =3D height; + do { + int index =3D x86_virtual_to_pte_index(cs, addr, i); + PTE_t pt_entry; + uint64_t my_rsvd_mask =3D rsvd_mask; + + x86_get_pte(cs, pt_node, index, i, &pt_entry, 0, NULL, &pte_addr); + /* Check that we can access the page table entry */ if (!ptw_translate(&pte_trans, pte_addr, ra)) { return false; } - restart_2_pae: - pte =3D ptw_ldq(&pte_trans, ra); - if (!(pte & PG_PRESENT_MASK)) { + + restart: + if (!x86_pte_present(cs, &pt_entry)) { goto do_fault; } - if (pte & rsvd_mask) { - goto do_fault_rsvd; - } - if (pte & PG_PSE_MASK) { - /* 2 MB page */ - page_size =3D 2048 * 1024; - ptep &=3D pte ^ PG_NX_MASK; - goto do_check_protect; - } - if (!ptw_setl(&pte_trans, pte, PG_ACCESSED_MASK)) { - goto restart_2_pae; - } - ptep &=3D pte ^ PG_NX_MASK; =20 - /* - * Page table level 1 - */ - pte_addr =3D (pte & PG_ADDRESS_MASK) + (((addr >> 12) & 0x1ff) << = 3); - if (!ptw_translate(&pte_trans, pte_addr, ra)) { - return false; + /* For height > 3, check and reject PSE mask */ + if (i > 3) { + my_rsvd_mask |=3D PG_PSE_MASK; } - pte =3D ptw_ldq(&pte_trans, ra); - if (!(pte & PG_PRESENT_MASK)) { - goto do_fault; - } - if (pte & rsvd_mask) { + + if (x86_pte_check_bits(cs, &pt_entry, my_rsvd_mask)) { goto do_fault_rsvd; } - /* combine pde and pte nx, user and rw protections */ - ptep &=3D pte ^ PG_NX_MASK; - page_size =3D 4096; - } else { - /* - * Page table level 2 - */ - pte_addr =3D (in->cr3 & 0xfffff000ULL) + ((addr >> 20) & 0xffc); - if (!ptw_translate(&pte_trans, pte_addr, ra)) { - return false; - } - restart_2_nopae: - pte =3D ptw_ldl(&pte_trans, ra); - if (!(pte & PG_PRESENT_MASK)) { - goto do_fault; - } - ptep =3D pte | PG_NX_MASK; =20 - /* if PSE bit is set, then we use a 4MB page */ - if ((pte & PG_PSE_MASK) && (pg_mode & PG_MODE_PSE)) { - page_size =3D 4096 * 1024; - /* - * Bits 20-13 provide bits 39-32 of the address, bit 21 is res= erved. - * Leave bits 20-13 in place for setting accessed/dirty bits b= elow. - */ - pte =3D (uint32_t)pte | ((pte & 0x1fe000LL) << (32 - 13)); - rsvd_mask =3D 0x200000; - goto do_check_protect_pse36; - } - if (!ptw_setl(&pte_trans, pte, PG_ACCESSED_MASK)) { - goto restart_2_nopae; + if (long_mode_enabled) { + pte =3D pt_entry.pte64_t; + } else { + pte =3D pt_entry.pte32_t; } =20 - /* - * Page table level 1 - */ - pte_addr =3D (pte & ~0xfffu) + ((addr >> 10) & 0xffc); - if (!ptw_translate(&pte_trans, pte_addr, ra)) { - return false; + /* Check if we have hit a leaf. Won't happen (yet) at heights > 3= . */ + if (x86_pte_leaf(cs, i, &pt_entry)) { + assert(i < 4); + page_size =3D x86_pte_leaf_page_size(cs, i); + ptep &=3D pte ^ PG_NX_MASK; + + if (!pae_enabled) { + if (i =3D=3D 2) { + /* + * Bits 20-13 provide bits 39-32 of the address, + * bit 21 is reserved. Leave bits 20-13 in place + * for setting accessed/dirty bits below. + */ + pte =3D (uint32_t)pte | ((pte & 0x1fe000LL) << (32 - 1= 3)); + rsvd_mask =3D 0x200000; + goto do_check_protect_pse36; + } else if (i =3D=3D 1) { + rsvd_mask =3D 0; + } + } + break; /* goto do_check_protect; */ } - pte =3D ptw_ldl(&pte_trans, ra); - if (!(pte & PG_PRESENT_MASK)) { - goto do_fault; + + if ((!read_only) && + (!ptw_setl(&pte_trans, pte, PG_ACCESSED_MASK))) { + goto restart; } - /* combine pde and pte user and rw protections */ - ptep &=3D pte | PG_NX_MASK; - page_size =3D 4096; - rsvd_mask =3D 0; - } =20 -do_check_protect: + ptep &=3D pte ^ PG_NX_MASK; + + /* Move to the child node */ + assert(i > 1); + pt_node =3D x86_pte_child(cs, &pt_entry, i - 1); + i--; + } while (i > 0); + rsvd_mask |=3D (page_size - 1) & PG_ADDRESS_MASK & ~PG_PSE_PAT_MASK; do_check_protect_pse36: if (pte & rsvd_mask) { @@ -679,10 +579,16 @@ do_check_protect_pse36: return false; } =20 +/** + * The read-only argument indicates whether this access should + * trigger exceptions or otherwise disrupt TLB/MMU state. + * It should be true for monitor access, and false for tcg access. + */ bool x86_cpu_get_physical_address(CPUX86State *env, vaddr addr, MMUAccessType access_type, int mmu_idx, X86TranslateResult *out, - X86TranslateFault *err, uint64_t ra) + X86TranslateFault *err, uint64_t ra, + bool read_only) { X86TranslateParams in; bool use_stage2 =3D env->hflags2 & HF2_NPT_MASK; @@ -703,7 +609,7 @@ bool x86_cpu_get_physical_address(CPUX86State *env, vad= dr addr, MMU_USER64_IDX : MMU_USER32_IDX; in.ptw_idx =3D MMU_PHYS_IDX; =20 - if (!x86_mmu_translate(env, &in, out, err, ra)) { + if (!x86_mmu_translate(env, &in, out, err, ra, read_only)) { err->stage2 =3D S2_GPA; return false; } @@ -734,7 +640,7 @@ bool x86_cpu_get_physical_address(CPUX86State *env, vad= dr addr, return false; } } - return x86_mmu_translate(env, &in, out, err, ra); + return x86_mmu_translate(env, &in, out, err, ra, read_only); } break; } @@ -751,123 +657,19 @@ hwaddr x86_cpu_get_phys_page_attrs_debug(CPUState *c= s, vaddr addr, { X86CPU *cpu =3D X86_CPU(cs); CPUX86State *env =3D &cpu->env; - target_ulong pde_addr, pte_addr; - uint64_t pte; - int32_t a20_mask; - uint32_t page_offset; - int page_size; + X86TranslateResult out; + X86TranslateFault err; =20 *attrs =3D cpu_get_mem_attrs(env); =20 - a20_mask =3D x86_get_a20_mask(env); - if (!(env->cr[0] & CR0_PG_MASK)) { - pte =3D addr & a20_mask; - page_size =3D 4096; - } else if (env->cr[4] & CR4_PAE_MASK) { - target_ulong pdpe_addr; - uint64_t pde, pdpe; - -#ifdef TARGET_X86_64 - if (env->hflags & HF_LMA_MASK) { - bool la57 =3D env->cr[4] & CR4_LA57_MASK; - uint64_t pml5e_addr, pml5e; - uint64_t pml4e_addr, pml4e; - int32_t sext; - - /* test virtual address sign extension */ - sext =3D la57 ? (int64_t)addr >> 56 : (int64_t)addr >> 47; - if (sext !=3D 0 && sext !=3D -1) { - return -1; - } - - if (la57) { - pml5e_addr =3D ((env->cr[3] & ~0xfff) + - (((addr >> 48) & 0x1ff) << 3)) & a20_mask; - pml5e =3D x86_ldq_phys(cs, pml5e_addr); - if (!(pml5e & PG_PRESENT_MASK)) { - return -1; - } - } else { - pml5e =3D env->cr[3]; - } - - pml4e_addr =3D ((pml5e & PG_ADDRESS_MASK) + - (((addr >> 39) & 0x1ff) << 3)) & a20_mask; - pml4e =3D x86_ldq_phys(cs, pml4e_addr); - if (!(pml4e & PG_PRESENT_MASK)) { - return -1; - } - pdpe_addr =3D ((pml4e & PG_ADDRESS_MASK) + - (((addr >> 30) & 0x1ff) << 3)) & a20_mask; - pdpe =3D x86_ldq_phys(cs, pdpe_addr); - if (!(pdpe & PG_PRESENT_MASK)) { - return -1; - } - if (pdpe & PG_PSE_MASK) { - page_size =3D 1024 * 1024 * 1024; - pte =3D pdpe; - goto out; - } - - } else -#endif - { - pdpe_addr =3D ((env->cr[3] & ~0x1f) + ((addr >> 27) & 0x18)) & - a20_mask; - pdpe =3D x86_ldq_phys(cs, pdpe_addr); - if (!(pdpe & PG_PRESENT_MASK)) - return -1; - } - - pde_addr =3D ((pdpe & PG_ADDRESS_MASK) + - (((addr >> 21) & 0x1ff) << 3)) & a20_mask; - pde =3D x86_ldq_phys(cs, pde_addr); - if (!(pde & PG_PRESENT_MASK)) { - return -1; - } - if (pde & PG_PSE_MASK) { - /* 2 MB page */ - page_size =3D 2048 * 1024; - pte =3D pde; - } else { - /* 4 KB page */ - pte_addr =3D ((pde & PG_ADDRESS_MASK) + - (((addr >> 12) & 0x1ff) << 3)) & a20_mask; - page_size =3D 4096; - pte =3D x86_ldq_phys(cs, pte_addr); - } - if (!(pte & PG_PRESENT_MASK)) { - return -1; - } - } else { - uint32_t pde; - - /* page directory entry */ - pde_addr =3D ((env->cr[3] & ~0xfff) + ((addr >> 20) & 0xffc)) & a2= 0_mask; - pde =3D x86_ldl_phys(cs, pde_addr); - if (!(pde & PG_PRESENT_MASK)) - return -1; - if ((pde & PG_PSE_MASK) && (env->cr[4] & CR4_PSE_MASK)) { - pte =3D pde | ((pde & 0x1fe000LL) << (32 - 13)); - page_size =3D 4096 * 1024; - } else { - /* page directory entry */ - pte_addr =3D ((pde & ~0xfff) + ((addr >> 10) & 0xffc)) & a20_m= ask; - pte =3D x86_ldl_phys(cs, pte_addr); - if (!(pte & PG_PRESENT_MASK)) { - return -1; - } - page_size =3D 4096; - } - pte =3D pte & a20_mask; + /* This function merges the offset bits for us */ + if (!x86_cpu_get_physical_address(env, addr, MMU_DATA_LOAD, + cpu_mmu_index(cs, false), + &out, &err, 0, true)) { + return -1; } =20 -#ifdef TARGET_X86_64 -out: -#endif - pte &=3D PG_ADDRESS_MASK & ~(page_size - 1); - page_offset =3D (addr & TARGET_PAGE_MASK) & (page_size - 1); - return pte | page_offset; + return out.paddr; } =20 typedef struct MCEInjectionParams { diff --git a/target/i386/tcg/sysemu/excp_helper.c b/target/i386/tcg/sysemu/= excp_helper.c index 4c48e5a68b..c85db11f05 100644 --- a/target/i386/tcg/sysemu/excp_helper.c +++ b/target/i386/tcg/sysemu/excp_helper.c @@ -56,7 +56,7 @@ bool x86_cpu_tlb_fill(CPUState *cs, vaddr addr, int size, X86TranslateFault err; =20 if (x86_cpu_get_physical_address(env, addr, access_type, mmu_idx, &out, - &err, retaddr)) { + &err, retaddr, false)) { /* * Even if 4MB pages, we map only one 4KB page in the cache to * avoid filling it too fast. --=20 2.34.1