From nobody Thu Nov 14 17:44:19 2024 Delivered-To: importer@patchew.org Authentication-Results: mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=pass(p=none dis=none) header.from=gmail.com ARC-Seal: i=1; a=rsa-sha256; t=1708331668; cv=none; d=zohomail.com; s=zohoarc; b=DXEWCCUTnIez9+8ey4mqkvA4e6lgELTpZzJidUuI/bilo9lb0YVGwR2gsFK5Lq/hdwcOQ156NiOVgA5CKMyiMSsrb2zsXwYwEPaHGX+tY5yEYQX8gY0YL+uwVylj0zukivw/9LX99Dij6+OIPpbqwwQOENySP/z85fOmXojvd58= ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=zohomail.com; s=zohoarc; t=1708331668; h=Content-Type:Content-Transfer-Encoding:Cc:Cc:Date:Date:From:From:In-Reply-To:List-Subscribe:List-Post:List-Id:List-Archive:List-Help:List-Unsubscribe:MIME-Version:Message-ID:References:Sender:Subject:Subject:To:To:Message-Id:Reply-To; bh=v+oPM12tWxnBSsHCiXIjAZTIQlwfOLUqo3EB/1FOic8=; b=QU9lc3RhYTWCckgadbasVqEry1fujhEVb0LUBNBTOv4/fj9VnLxbKEBVioG9jl9HiB8s0xvTb0WmP5OHhGzij00Z74DBcrhmsMXPqbTp/iWp+JHxqSH76O9hv5twIm6viHO9+dY6VX3QlR2mMl8+n/XxT+eA7Kb/SxVuQ12GuyA= ARC-Authentication-Results: i=1; mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=pass header.from= (p=none dis=none) Return-Path: Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) by mx.zohomail.com with SMTPS id 1708331668028401.15596451688225; Mon, 19 Feb 2024 00:34:28 -0800 (PST) Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1rbz4k-0005zP-Mw; Mon, 19 Feb 2024 03:32:35 -0500 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1rbz4d-0005GG-Tr; Mon, 19 Feb 2024 03:32:28 -0500 Received: from mail-pl1-x635.google.com ([2607:f8b0:4864:20::635]) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1rbz4b-0002bC-Bb; Mon, 19 Feb 2024 03:32:27 -0500 Received: by mail-pl1-x635.google.com with SMTP id d9443c01a7336-1d7881b1843so34373595ad.3; Mon, 19 Feb 2024 00:32:23 -0800 (PST) Received: from wheely.local0.net ([1.146.38.93]) by smtp.gmail.com with ESMTPSA id mo7-20020a1709030a8700b001db5ecd115bsm3838348plb.276.2024.02.19.00.32.18 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 19 Feb 2024 00:32:21 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1708331542; x=1708936342; darn=nongnu.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=v+oPM12tWxnBSsHCiXIjAZTIQlwfOLUqo3EB/1FOic8=; b=gwLOMGttlaLBq0vtTblyUkhf16fM1wo32bM0wJyD4cJVtjFipWqpulC344vI2h/rH6 0k8rweCnm+OtKq1GN9m4qJmBaerKRSOxNvPUz8175dVPIMRsvmjWureQ5Q6WKT03HwHK 8+HpUnLm6Y1Rx2ARBzMObCTYu7HMeP6raBW1Snd2chWbRXfKBCV4Byga4Mdq8EsFCvjq iDbBg/4E1nYNdTrQJEtU1GHy5kqAXv/v2ofV9FBWoymBmc2ri34ujO1HT9mJin6EubaX 8V5Wx5/uPb/ON/kGL8R3RTVWliP8qiOnY0zO8diVnwE6D8VVnjOTO6p39MDeOJWHEG6h 0P5Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1708331542; x=1708936342; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=v+oPM12tWxnBSsHCiXIjAZTIQlwfOLUqo3EB/1FOic8=; b=p26C8fiCLqlhczetJfH5XNIyYDn0tFxltwuhpxsypY+xZOpT1YAT94lbxgxVRatTuW DHsxild0ERONN9xTXD83M3NMOBOpY9WZ9wTdo2CPjZpF4OXhkVsoTLy6RzbA7+usRXsW wMsy3ieE9vG37DSFe4jjnRGquDkhCEwlLxlUtiVW7O3Vsw0G483CSOttpS3EacLZ7UUr KhMXoKJTUmvSmGVfPuu6mxyxW+s0XiWRwglIhR175xla9vIo3Lm8R97z+uTdDciuD889 gBgwEHUo6RxRFvXc8r4+OhpO3+gsR9KOXLsh+tjcKv0DJz2CQlRJXBJ2drl5P1EKY7Fd /Dcg== X-Forwarded-Encrypted: i=1; AJvYcCVsSNytBfkfE5mLcj4NRjiAWmvUp108MnHsBF7uXfEIC6NaEv4r2nFJINCzemo/xddiClsAqmU/2tUkiaL/Oe+EzuIr X-Gm-Message-State: AOJu0YxO5QHoeeSGvhU00ukFLk6VNXo75QY6l6N81K7ksn7GUvQ4Qabn q0GWwPIrMUIdJvQHh8cJhVBYfdVthrFL98cjQfMKplPjXTVZmviL+92AbDDa X-Google-Smtp-Source: AGHT+IHtMFpq7J+9zoj3G+qCM7YMgwPa/oiui7up7R3xCwnOzZcZNYM0kCZUEU0Psjc0EBq+RvPwfQ== X-Received: by 2002:a17:902:db0e:b0:1d9:b9da:ea8f with SMTP id m14-20020a170902db0e00b001d9b9daea8fmr16268246plx.2.1708331542105; Mon, 19 Feb 2024 00:32:22 -0800 (PST) From: Nicholas Piggin To: qemu-devel@nongnu.org Cc: Nicholas Piggin , qemu-ppc@nongnu.org, Daniel Henrique Barboza , =?UTF-8?q?C=C3=A9dric=20Le=20Goater?= , Harsh Prateek Bora , Chalapathi V Subject: [PULL 32/49] hw/ppc: Add pnv nest pervasive common chiplet model Date: Mon, 19 Feb 2024 18:29:21 +1000 Message-ID: <20240219082938.238302-33-npiggin@gmail.com> X-Mailer: git-send-email 2.42.0 In-Reply-To: <20240219082938.238302-1-npiggin@gmail.com> References: <20240219082938.238302-1-npiggin@gmail.com> MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Received-SPF: pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; envelope-from=qemu-devel-bounces+importer=patchew.org@nongnu.org; helo=lists.gnu.org; Received-SPF: pass client-ip=2607:f8b0:4864:20::635; envelope-from=npiggin@gmail.com; helo=mail-pl1-x635.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, FREEMAIL_FROM=0.001, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001, T_SCC_BODY_TEXT_LINE=-0.01 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+importer=patchew.org@nongnu.org Sender: qemu-devel-bounces+importer=patchew.org@nongnu.org X-ZohoMail-DKIM: pass (identity @gmail.com) X-ZM-MESSAGEID: 1708331668809100005 From: Chalapathi V A POWER10 chip is divided into logical units called chiplets. Chiplets are broadly divided into "core chiplets" (with the processor cores) and "nest chiplets" (with everything else). Each chiplet has an attachment to the pervasive bus (PIB) and with chiplet-specific registers. All nest chiplets have a common basic set of registers and This model will provide the registers functionality for common registers of nest chiplet (Pervasive Chiplet, PB Chiplet, PCI Chiplets, MC Chiplet, PAU Chiplets) This commit implement the read/write functions of chiplet control registers. Signed-off-by: Chalapathi V Signed-off-by: C=C3=A9dric Le Goater Signed-off-by: Nicholas Piggin --- hw/ppc/meson.build | 1 + hw/ppc/pnv_nest_pervasive.c | 208 ++++++++++++++++++++++++++++ include/hw/ppc/pnv_nest_pervasive.h | 32 +++++ include/hw/ppc/pnv_xscom.h | 3 + 4 files changed, 244 insertions(+) create mode 100644 hw/ppc/pnv_nest_pervasive.c create mode 100644 include/hw/ppc/pnv_nest_pervasive.h diff --git a/hw/ppc/meson.build b/hw/ppc/meson.build index 30bd2aaccf..e46c9bcd7b 100644 --- a/hw/ppc/meson.build +++ b/hw/ppc/meson.build @@ -53,6 +53,7 @@ ppc_ss.add(when: 'CONFIG_POWERNV', if_true: files( 'pnv_bmc.c', 'pnv_homer.c', 'pnv_pnor.c', + 'pnv_nest_pervasive.c', )) # PowerPC 4xx boards ppc_ss.add(when: 'CONFIG_PPC405', if_true: files( diff --git a/hw/ppc/pnv_nest_pervasive.c b/hw/ppc/pnv_nest_pervasive.c new file mode 100644 index 0000000000..77476753a4 --- /dev/null +++ b/hw/ppc/pnv_nest_pervasive.c @@ -0,0 +1,208 @@ +/* + * QEMU PowerPC nest pervasive common chiplet model + * + * Copyright (c) 2023, IBM Corporation. + * + * SPDX-License-Identifier: GPL-2.0-or-later + */ + +#include "qemu/osdep.h" +#include "qemu/log.h" +#include "hw/qdev-properties.h" +#include "hw/ppc/pnv.h" +#include "hw/ppc/pnv_xscom.h" +#include "hw/ppc/pnv_nest_pervasive.h" + +/* + * Status, configuration, and control units in POWER chips is provided + * by the pervasive subsystem, which connects registers to the SCOM bus, + * which can be programmed by processor cores, other units on the chip, + * BMCs, or other POWER chips. + * + * A POWER10 chip is divided into logical units called chiplets. Chiplets + * are broadly divided into "core chiplets" (with the processor cores) and + * "nest chiplets" (with everything else). Each chiplet has an attachment + * to the pervasive bus (PIB) and with chiplet-specific registers. + * All nest chiplets have a common basic set of registers. + * + * This model will provide the registers functionality for common register= s of + * nest unit (PB Chiplet, PCI Chiplets, MC Chiplet, PAU Chiplets) + * + * Currently this model provide the read/write functionality of chiplet co= ntrol + * scom registers. + */ + +#define CPLT_CONF0 0x08 +#define CPLT_CONF0_OR 0x18 +#define CPLT_CONF0_CLEAR 0x28 +#define CPLT_CONF1 0x09 +#define CPLT_CONF1_OR 0x19 +#define CPLT_CONF1_CLEAR 0x29 +#define CPLT_STAT0 0x100 +#define CPLT_MASK0 0x101 +#define CPLT_PROTECT_MODE 0x3FE +#define CPLT_ATOMIC_CLOCK 0x3FF + +static uint64_t pnv_chiplet_ctrl_read(void *opaque, hwaddr addr, unsigned = size) +{ + PnvNestChipletPervasive *nest_pervasive =3D PNV_NEST_CHIPLET_PERVASIVE( + opaque); + uint32_t reg =3D addr >> 3; + uint64_t val =3D ~0ull; + + /* CPLT_CTRL0 to CPLT_CTRL5 */ + for (int i =3D 0; i < PNV_CPLT_CTRL_SIZE; i++) { + if (reg =3D=3D i) { + return nest_pervasive->control_regs.cplt_ctrl[i]; + } else if ((reg =3D=3D (i + 0x10)) || (reg =3D=3D (i + 0x20))) { + qemu_log_mask(LOG_GUEST_ERROR, "%s: Write only register, ignor= ing " + "xscom read at 0x%" PRIx32 "\n", + __func__, reg); + return val; + } + } + + switch (reg) { + case CPLT_CONF0: + val =3D nest_pervasive->control_regs.cplt_cfg0; + break; + case CPLT_CONF0_OR: + case CPLT_CONF0_CLEAR: + qemu_log_mask(LOG_GUEST_ERROR, "%s: Write only register, ignoring " + "xscom read at 0x%" PRIx32 "\n", + __func__, reg); + break; + case CPLT_CONF1: + val =3D nest_pervasive->control_regs.cplt_cfg1; + break; + case CPLT_CONF1_OR: + case CPLT_CONF1_CLEAR: + qemu_log_mask(LOG_GUEST_ERROR, "%s: Write only register, ignoring " + "xscom read at 0x%" PRIx32 "\n", + __func__, reg); + break; + case CPLT_STAT0: + val =3D nest_pervasive->control_regs.cplt_stat0; + break; + case CPLT_MASK0: + val =3D nest_pervasive->control_regs.cplt_mask0; + break; + case CPLT_PROTECT_MODE: + val =3D nest_pervasive->control_regs.ctrl_protect_mode; + break; + case CPLT_ATOMIC_CLOCK: + val =3D nest_pervasive->control_regs.ctrl_atomic_lock; + break; + default: + qemu_log_mask(LOG_UNIMP, "%s: Chiplet_control_regs: Invalid xscom " + "read at 0x%" PRIx32 "\n", __func__, reg); + } + return val; +} + +static void pnv_chiplet_ctrl_write(void *opaque, hwaddr addr, + uint64_t val, unsigned size) +{ + PnvNestChipletPervasive *nest_pervasive =3D PNV_NEST_CHIPLET_PERVASIVE( + opaque); + uint32_t reg =3D addr >> 3; + + /* CPLT_CTRL0 to CPLT_CTRL5 */ + for (int i =3D 0; i < PNV_CPLT_CTRL_SIZE; i++) { + if (reg =3D=3D i) { + nest_pervasive->control_regs.cplt_ctrl[i] =3D val; + return; + } else if (reg =3D=3D (i + 0x10)) { + nest_pervasive->control_regs.cplt_ctrl[i] |=3D val; + return; + } else if (reg =3D=3D (i + 0x20)) { + nest_pervasive->control_regs.cplt_ctrl[i] &=3D ~val; + return; + } + } + + switch (reg) { + case CPLT_CONF0: + nest_pervasive->control_regs.cplt_cfg0 =3D val; + break; + case CPLT_CONF0_OR: + nest_pervasive->control_regs.cplt_cfg0 |=3D val; + break; + case CPLT_CONF0_CLEAR: + nest_pervasive->control_regs.cplt_cfg0 &=3D ~val; + break; + case CPLT_CONF1: + nest_pervasive->control_regs.cplt_cfg1 =3D val; + break; + case CPLT_CONF1_OR: + nest_pervasive->control_regs.cplt_cfg1 |=3D val; + break; + case CPLT_CONF1_CLEAR: + nest_pervasive->control_regs.cplt_cfg1 &=3D ~val; + break; + case CPLT_STAT0: + nest_pervasive->control_regs.cplt_stat0 =3D val; + break; + case CPLT_MASK0: + nest_pervasive->control_regs.cplt_mask0 =3D val; + break; + case CPLT_PROTECT_MODE: + nest_pervasive->control_regs.ctrl_protect_mode =3D val; + break; + case CPLT_ATOMIC_CLOCK: + nest_pervasive->control_regs.ctrl_atomic_lock =3D val; + break; + default: + qemu_log_mask(LOG_UNIMP, "%s: Chiplet_control_regs: Invalid xscom " + "write at 0x%" PRIx32 "\n", + __func__, reg); + } +} + +static const MemoryRegionOps pnv_nest_pervasive_control_xscom_ops =3D { + .read =3D pnv_chiplet_ctrl_read, + .write =3D pnv_chiplet_ctrl_write, + .valid.min_access_size =3D 8, + .valid.max_access_size =3D 8, + .impl.min_access_size =3D 8, + .impl.max_access_size =3D 8, + .endianness =3D DEVICE_BIG_ENDIAN, +}; + +static void pnv_nest_pervasive_realize(DeviceState *dev, Error **errp) +{ + PnvNestChipletPervasive *nest_pervasive =3D PNV_NEST_CHIPLET_PERVASIVE= (dev); + + /* Chiplet control scoms */ + pnv_xscom_region_init(&nest_pervasive->xscom_ctrl_regs_mr, + OBJECT(nest_pervasive), + &pnv_nest_pervasive_control_xscom_ops, + nest_pervasive, "pervasive-control", + PNV10_XSCOM_CHIPLET_CTRL_REGS_SIZE); +} + +static void pnv_nest_pervasive_class_init(ObjectClass *klass, void *data) +{ + DeviceClass *dc =3D DEVICE_CLASS(klass); + + dc->desc =3D "PowerNV nest pervasive chiplet"; + dc->realize =3D pnv_nest_pervasive_realize; +} + +static const TypeInfo pnv_nest_pervasive_info =3D { + .name =3D TYPE_PNV_NEST_CHIPLET_PERVASIVE, + .parent =3D TYPE_DEVICE, + .instance_size =3D sizeof(PnvNestChipletPervasive), + .class_init =3D pnv_nest_pervasive_class_init, + .interfaces =3D (InterfaceInfo[]) { + { TYPE_PNV_XSCOM_INTERFACE }, + { } + } +}; + +static void pnv_nest_pervasive_register_types(void) +{ + type_register_static(&pnv_nest_pervasive_info); +} + +type_init(pnv_nest_pervasive_register_types); diff --git a/include/hw/ppc/pnv_nest_pervasive.h b/include/hw/ppc/pnv_nest_= pervasive.h new file mode 100644 index 0000000000..73cacf3823 --- /dev/null +++ b/include/hw/ppc/pnv_nest_pervasive.h @@ -0,0 +1,32 @@ +/* + * QEMU PowerPC nest pervasive common chiplet model + * + * Copyright (c) 2023, IBM Corporation. + * + * SPDX-License-Identifier: GPL-2.0-or-later + */ + +#ifndef PPC_PNV_NEST_CHIPLET_PERVASIVE_H +#define PPC_PNV_NEST_CHIPLET_PERVASIVE_H + +#define TYPE_PNV_NEST_CHIPLET_PERVASIVE "pnv-nest-chiplet-pervasive" +#define PNV_NEST_CHIPLET_PERVASIVE(obj) OBJECT_CHECK(PnvNestChipletPervasi= ve, (obj), TYPE_PNV_NEST_CHIPLET_PERVASIVE) + +typedef struct PnvPervasiveCtrlRegs { +#define PNV_CPLT_CTRL_SIZE 6 + uint64_t cplt_ctrl[PNV_CPLT_CTRL_SIZE]; + uint64_t cplt_cfg0; + uint64_t cplt_cfg1; + uint64_t cplt_stat0; + uint64_t cplt_mask0; + uint64_t ctrl_protect_mode; + uint64_t ctrl_atomic_lock; +} PnvPervasiveCtrlRegs; + +typedef struct PnvNestChipletPervasive { + DeviceState parent; + MemoryRegion xscom_ctrl_regs_mr; + PnvPervasiveCtrlRegs control_regs; +} PnvNestChipletPervasive; + +#endif /*PPC_PNV_NEST_CHIPLET_PERVASIVE_H */ diff --git a/include/hw/ppc/pnv_xscom.h b/include/hw/ppc/pnv_xscom.h index f5becbab41..3e15706dec 100644 --- a/include/hw/ppc/pnv_xscom.h +++ b/include/hw/ppc/pnv_xscom.h @@ -170,6 +170,9 @@ struct PnvXScomInterfaceClass { #define PNV10_XSCOM_XIVE2_BASE 0x2010800 #define PNV10_XSCOM_XIVE2_SIZE 0x400 =20 +#define PNV10_XSCOM_N1_CHIPLET_CTRL_REGS_BASE 0x3000000 +#define PNV10_XSCOM_CHIPLET_CTRL_REGS_SIZE 0x400 + #define PNV10_XSCOM_PEC_NEST_BASE 0x3011800 /* index goes downwards ... */ #define PNV10_XSCOM_PEC_NEST_SIZE 0x100 =20 --=20 2.42.0