From nobody Sat Sep 21 04:40:41 2024 Delivered-To: importer@patchew.org Authentication-Results: mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=pass(p=none dis=none) header.from=gmail.com ARC-Seal: i=1; a=rsa-sha256; t=1705590499; cv=none; d=zohomail.com; s=zohoarc; b=KqbBkoTbTccnYuNLQfa8MwKZ/qgWmKG2eUmtuuRLwWSU9eO2g4I9Qi41oScOQC5plAyBGr4napTx8ovUvh19Sdztc9fZskRoMfuV/1TkB6L9KBpzg2Qfb0602byiErblxMgbV4RKO6WUqz9DcWwDwiegrWQlrzd6+oJ6+k0MC5s= ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=zohomail.com; s=zohoarc; t=1705590499; h=Content-Type:Content-Transfer-Encoding:Cc:Cc:Date:Date:From:From:In-Reply-To:List-Subscribe:List-Post:List-Id:List-Archive:List-Help:List-Unsubscribe:MIME-Version:Message-ID:References:Sender:Subject:Subject:To:To:Message-Id:Reply-To; bh=1sqU7fAJw21BLgWiq7Ip0wVXVYs+vUjh+iH2Ygk09ns=; b=V+INN8UyZG5xKzGcuFaMg4X7ycn9XwFqvrNgwbVZiHSrke3tELqBCeirqLsrQVNi5VxuNqXXO/m8PjHA5EcCwGFLyUwGgC85K7Qei40S5NkhEmqrjCoOEOaCHtoO8QElqskXRP27jBKjUbqhhCHZ1U/VwqhoixNFmPMWaa4MM00= ARC-Authentication-Results: i=1; mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=pass header.from= (p=none dis=none) Return-Path: Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) by mx.zohomail.com with SMTPS id 1705590499001967.6932999255453; Thu, 18 Jan 2024 07:08:19 -0800 (PST) Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1rQTzk-00088S-Vm; Thu, 18 Jan 2024 10:07:53 -0500 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1rQTzj-00082c-8n; Thu, 18 Jan 2024 10:07:51 -0500 Received: from mail-pl1-x635.google.com ([2607:f8b0:4864:20::635]) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1rQTzh-000841-39; Thu, 18 Jan 2024 10:07:51 -0500 Received: by mail-pl1-x635.google.com with SMTP id d9443c01a7336-1d427518d52so6933505ad.0; Thu, 18 Jan 2024 07:07:48 -0800 (PST) Received: from wheely.local0.net (124-171-76-150.tpgi.com.au. [124.171.76.150]) by smtp.gmail.com with ESMTPSA id e17-20020a170902cf5100b001d052d1aaf2sm1509401plg.101.2024.01.18.07.07.42 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 18 Jan 2024 07:07:46 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1705590467; x=1706195267; darn=nongnu.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=1sqU7fAJw21BLgWiq7Ip0wVXVYs+vUjh+iH2Ygk09ns=; b=jisMYsBv9iatR4vodFOeqdqtlBrFTup33OoUOY2jy8aXk/qMy1bfLlBk177mT7YfnP jfe+cwtA9ShPyNrELJHWuatFcY2P79BqyhNdnMEsQ4eEhQSyHJ3ewvrEUxAF0awEdN6I K0J/LAh6rfnOnyZ8z7OgfUoHcDLEbcETGI8zZZ0/T63xR/3wvmGKja64OsWBnp5lnGQk 9wn81lUajXK/nz9NVkOvGoqD+c7vilGOyHk+Hh3a7aMOcaLXkx4tPCkQ1RnHzTRaSaTS C15tszmHn39prJ0I2uTjbkKekP+CyPHGT0CMxs6k58WAeEIfX2AM5mOvq+Z12NEbQTXP TQeQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1705590467; x=1706195267; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=1sqU7fAJw21BLgWiq7Ip0wVXVYs+vUjh+iH2Ygk09ns=; b=YayOKUP5Ao/VHhbJa+qpfnFylnNCdNnnV4c//2DQJHVwD6H2Nf61ROxz53M5N7SkDm cnXMSViBbkFdcs0P78UAf42AWSUT7EiDuMTnpGM5iz0YuaG5sOdMrW6NeWqis8aiNxtC IaM4xmgbUPTdNQ9SwlHqKwjRlQyUYu85l+5BhJrmG52qE3inUO+lGpUGtzX+l1kA2ZCQ WTDEr52I5pNnJzwCLIRdFAuhdplFQcmt8xuNV47zD0F3UKvZeXMqsgiBFX6vhQe8Jkev b88nZLu8MtchmZnvp8hvUbsiYlqDFL9I3BRwNdMwpFfl0i9XrWI4bSyCm1cN6Muv332p 7hPg== X-Gm-Message-State: AOJu0YwUrguQchYRF9xo13XVwGn8mKEJlbetxD3OeL0hhUgn7n5PbnHL R/APfS9EHdfJAREftYVVJAAFFH7/D+5oLRwvgRSAVyOwRgehdhA5X24OVAeH X-Google-Smtp-Source: AGHT+IG63i7EhXigtwe2rXS3QwdMMD5TquDIAy/m38372j+unVGUiBykfCm528SApOsoo+b8cgw9gw== X-Received: by 2002:a17:902:d683:b0:1d4:e024:f172 with SMTP id v3-20020a170902d68300b001d4e024f172mr3194337ply.54.1705590467116; Thu, 18 Jan 2024 07:07:47 -0800 (PST) From: Nicholas Piggin To: qemu-ppc@nongnu.org Cc: Nicholas Piggin , =?UTF-8?q?C=C3=A9dric=20Le=20Goater?= , =?UTF-8?q?Fr=C3=A9d=C3=A9ric=20Barrat?= , Daniel Henrique Barboza , David Gibson , Harsh Prateek Bora , qemu-devel@nongnu.org Subject: [PATCH 11/26] pnv/chiptod: Implement the ChipTOD to Core transfer Date: Fri, 19 Jan 2024 01:06:29 +1000 Message-ID: <20240118150644.177371-12-npiggin@gmail.com> X-Mailer: git-send-email 2.42.0 In-Reply-To: <20240118150644.177371-1-npiggin@gmail.com> References: <20240118150644.177371-1-npiggin@gmail.com> MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Received-SPF: pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; envelope-from=qemu-devel-bounces+importer=patchew.org@nongnu.org; helo=lists.gnu.org; Received-SPF: pass client-ip=2607:f8b0:4864:20::635; envelope-from=npiggin@gmail.com; helo=mail-pl1-x635.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, FREEMAIL_FROM=0.001, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001, T_SCC_BODY_TEXT_LINE=-0.01 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+importer=patchew.org@nongnu.org Sender: qemu-devel-bounces+importer=patchew.org@nongnu.org X-ZohoMail-DKIM: pass (identity @gmail.com) X-ZM-MESSAGEID: 1705590500321100003 One of the functions of the ChipTOD is to transfer TOD to the Core (aka PC - Pervasive Core) timebase facility. The ChipTOD can be programmed with a target address to send the TOD value to. The hardware implementation seems to perform this by sending the TOD value to a SCOM address. This implementation grabs the core directly and manipulates the timebase facility state in the core. This is a hack, but it works enough for now. A better implementation would implement the transfer to the PnvCore xscom register and drive the timebase state machine from there. Reviewed-by: C=C3=A9dric Le Goater Signed-off-by: Nicholas Piggin --- include/hw/ppc/pnv.h | 2 + include/hw/ppc/pnv_chiptod.h | 4 ++ target/ppc/cpu.h | 13 ++++ hw/ppc/pnv.c | 15 ++++ hw/ppc/pnv_chiptod.c | 132 +++++++++++++++++++++++++++++++++++ 5 files changed, 166 insertions(+) diff --git a/include/hw/ppc/pnv.h b/include/hw/ppc/pnv.h index 7e5fef7c43..005048d207 100644 --- a/include/hw/ppc/pnv.h +++ b/include/hw/ppc/pnv.h @@ -28,6 +28,7 @@ =20 #define TYPE_PNV_CHIP "pnv-chip" =20 +typedef struct PnvCore PnvCore; typedef struct PnvChip PnvChip; typedef struct Pnv8Chip Pnv8Chip; typedef struct Pnv9Chip Pnv9Chip; @@ -56,6 +57,7 @@ DECLARE_INSTANCE_CHECKER(PnvChip, PNV_CHIP_POWER9, DECLARE_INSTANCE_CHECKER(PnvChip, PNV_CHIP_POWER10, TYPE_PNV_CHIP_POWER10) =20 +PnvCore *pnv_chip_find_core(PnvChip *chip, uint32_t core_id); PowerPCCPU *pnv_chip_find_cpu(PnvChip *chip, uint32_t pir); =20 typedef struct PnvPHB PnvPHB; diff --git a/include/hw/ppc/pnv_chiptod.h b/include/hw/ppc/pnv_chiptod.h index ca770525d9..fde569bcbf 100644 --- a/include/hw/ppc/pnv_chiptod.h +++ b/include/hw/ppc/pnv_chiptod.h @@ -25,6 +25,8 @@ enum tod_state { tod_stopped =3D 1, }; =20 +typedef struct PnvCore PnvCore; + struct PnvChipTOD { DeviceState xd; =20 @@ -36,12 +38,14 @@ struct PnvChipTOD { enum tod_state tod_state; uint64_t tod_error; uint64_t pss_mss_ctrl_reg; + PnvCore *slave_pc_target; }; =20 struct PnvChipTODClass { DeviceClass parent_class; =20 void (*broadcast_ttype)(PnvChipTOD *sender, uint32_t trigger); + PnvCore *(*tx_ttype_target)(PnvChipTOD *chiptod, uint64_t val); =20 int xscom_size; }; diff --git a/target/ppc/cpu.h b/target/ppc/cpu.h index 848e583c2d..9d115e539e 100644 --- a/target/ppc/cpu.h +++ b/target/ppc/cpu.h @@ -1183,6 +1183,13 @@ DEXCR_ASPECT(SRAPD, 4) DEXCR_ASPECT(NPHIE, 5) DEXCR_ASPECT(PHIE, 6) =20 +/*************************************************************************= ****/ +/* PowerNV ChipTOD and TimeBase State Machine */ +struct pnv_tod_tbst { + int tb_ready_for_tod; /* core TB ready to receive TOD from chiptod */ + int tod_sent_to_tb; /* chiptod sent TOD to the core TB */ +}; + /*************************************************************************= ****/ /* The whole PowerPC CPU context */ =20 @@ -1258,6 +1265,12 @@ struct CPUArchState { uint32_t tlb_need_flush; /* Delayed flush needed */ #define TLB_NEED_LOCAL_FLUSH 0x1 #define TLB_NEED_GLOBAL_FLUSH 0x2 + +#if defined(TARGET_PPC64) + /* PowerNV chiptod / timebase facility state. */ + /* Would be nice to put these into PnvCore */ + struct pnv_tod_tbst pnv_tod_tbst; +#endif #endif =20 /* Other registers */ diff --git a/hw/ppc/pnv.c b/hw/ppc/pnv.c index f0456e2acf..427013fd60 100644 --- a/hw/ppc/pnv.c +++ b/hw/ppc/pnv.c @@ -2151,6 +2151,21 @@ static void pnv_chip_class_init(ObjectClass *klass, = void *data) dc->desc =3D "PowerNV Chip"; } =20 +PnvCore *pnv_chip_find_core(PnvChip *chip, uint32_t core_id) +{ + int i; + + for (i =3D 0; i < chip->nr_cores; i++) { + PnvCore *pc =3D chip->cores[i]; + CPUCore *cc =3D CPU_CORE(pc); + + if (cc->core_id =3D=3D core_id) { + return pc; + } + } + return NULL; +} + PowerPCCPU *pnv_chip_find_cpu(PnvChip *chip, uint32_t pir) { int i, j; diff --git a/hw/ppc/pnv_chiptod.c b/hw/ppc/pnv_chiptod.c index 6ac3eac9d0..3831a72101 100644 --- a/hw/ppc/pnv_chiptod.c +++ b/hw/ppc/pnv_chiptod.c @@ -210,6 +210,79 @@ static void chiptod_power10_broadcast_ttype(PnvChipTOD= *sender, } } =20 +static PnvCore *pnv_chip_get_core_by_xscom_base(PnvChip *chip, + uint32_t xscom_base) +{ + PnvChipClass *pcc =3D PNV_CHIP_GET_CLASS(chip); + int i; + + for (i =3D 0; i < chip->nr_cores; i++) { + PnvCore *pc =3D chip->cores[i]; + CPUCore *cc =3D CPU_CORE(pc); + int core_hwid =3D cc->core_id; + + if (pcc->xscom_core_base(chip, core_hwid) =3D=3D xscom_base) { + return pc; + } + } + return NULL; +} + +static PnvCore *chiptod_power9_tx_ttype_target(PnvChipTOD *chiptod, + uint64_t val) +{ + /* + * skiboot uses Core ID for P9, though SCOM should work too. + */ + if (val & PPC_BIT(35)) { /* SCOM addressing */ + uint32_t addr =3D val >> 32; + uint32_t reg =3D addr & 0xfff; + + if (reg !=3D PC_TOD) { + qemu_log_mask(LOG_GUEST_ERROR, "pnv_chiptod: SCOM addressing: " + "unimplemented slave register 0x%" PRIx32 "\n", = reg); + return NULL; + } + + return pnv_chip_get_core_by_xscom_base(chiptod->chip, addr & ~0xff= f); + + } else { /* Core ID addressing */ + uint32_t core_id =3D GETFIELD(TOD_TX_TTYPE_PIB_SLAVE_ADDR, val) & = 0x1f; + return pnv_chip_find_core(chiptod->chip, core_id); + } +} + +static PnvCore *chiptod_power10_tx_ttype_target(PnvChipTOD *chiptod, + uint64_t val) +{ + /* + * skiboot uses SCOM for P10 because Core ID was unable to be made to + * work correctly. For this reason only SCOM addressing is implemented. + */ + if (val & PPC_BIT(35)) { /* SCOM addressing */ + uint32_t addr =3D val >> 32; + uint32_t reg =3D addr & 0xfff; + + if (reg !=3D PC_TOD) { + qemu_log_mask(LOG_GUEST_ERROR, "pnv_chiptod: SCOM addressing: " + "unimplemented slave register 0x%" PRIx32 "\n", = reg); + return NULL; + } + + /* + * This may not deal with P10 big-core addressing at the moment. + * The big-core code in skiboot syncs small cores, but it targets + * the even PIR (first small-core) when syncing second small-core. + */ + return pnv_chip_get_core_by_xscom_base(chiptod->chip, addr & ~0xff= f); + + } else { /* Core ID addressing */ + qemu_log_mask(LOG_UNIMP, "pnv_chiptod: TX TTYPE Core ID " + "addressing is not implemented for POWER10\n"); + return NULL; + } +} + static void pnv_chiptod_xscom_write(void *opaque, hwaddr addr, uint64_t val, unsigned size) { @@ -231,6 +304,22 @@ static void pnv_chiptod_xscom_write(void *opaque, hwad= dr addr, chiptod->pss_mss_ctrl_reg =3D val & PPC_BITMASK(0, 31); break; =20 + case TOD_TX_TTYPE_CTRL_REG: + /* + * This register sets the target of the TOD value transfer initiat= ed + * by TOD_MOVE_TOD_TO_TB. The TOD is able to send the address to + * any target register, though in practice only the PC TOD register + * should be used. ChipTOD has a "SCOM addressing" mode which fully + * specifies the SCOM address, and a core-ID mode which uses the + * core ID to target the PC TOD for a given core. + */ + chiptod->slave_pc_target =3D pctc->tx_ttype_target(chiptod, val); + if (!chiptod->slave_pc_target) { + qemu_log_mask(LOG_GUEST_ERROR, "pnv_chiptod: xscom write reg" + " TOD_TX_TTYPE_CTRL_REG val 0x%" PRIx64 + " invalid slave address\n", val); + } + break; case TOD_ERROR_REG: chiptod->tod_error &=3D ~val; break; @@ -256,6 +345,47 @@ static void pnv_chiptod_xscom_write(void *opaque, hwad= dr addr, } } break; + + case TOD_MOVE_TOD_TO_TB_REG: + /* + * XXX: it should be a cleaner model to have this drive a SCOM + * transaction to the target address, and implement the state mach= ine + * in the PnvCore. For now, this hack makes things work. + */ + if (chiptod->tod_state !=3D tod_running) { + qemu_log_mask(LOG_GUEST_ERROR, "pnv_chiptod: xscom write reg" + " TOD_MOVE_TOD_TO_TB_REG in bad state %d\n", + chiptod->tod_state); + } else if (!(val & PPC_BIT(0))) { + qemu_log_mask(LOG_GUEST_ERROR, "pnv_chiptod: xscom write reg" + " TOD_MOVE_TOD_TO_TB_REG with bad val 0x%" PRIx6= 4"\n", + val); + } else if (chiptod->slave_pc_target =3D=3D NULL) { + qemu_log_mask(LOG_GUEST_ERROR, "pnv_chiptod: xscom write reg" + " TOD_MOVE_TOD_TO_TB_REG with no slave target\n"= ); + } else { + PowerPCCPU *cpu =3D chiptod->slave_pc_target->threads[0]; + CPUPPCState *env =3D &cpu->env; + + /* + * Moving TOD to TB will set the TB of all threads in a + * core, so skiboot only does this once per thread0, so + * that is where we keep the timebase state machine. + * + * It is likely possible for TBST to be driven from other + * threads in the core, but for now we only implement it for + * thread 0. + */ + + if (env->pnv_tod_tbst.tb_ready_for_tod) { + env->pnv_tod_tbst.tod_sent_to_tb =3D 1; + } else { + qemu_log_mask(LOG_GUEST_ERROR, "pnv_chiptod: xscom write r= eg" + " TOD_MOVE_TOD_TO_TB_REG with TB not ready t= o" + " receive TOD\n"); + } + } + break; case TOD_START_TOD_REG: if (chiptod->tod_state !=3D tod_stopped) { qemu_log_mask(LOG_GUEST_ERROR, "pnv_chiptod: LOAD_TOG_REG in " @@ -340,6 +470,7 @@ static void pnv_chiptod_power9_class_init(ObjectClass *= klass, void *data) xdc->dt_xscom =3D pnv_chiptod_power9_dt_xscom; =20 pctc->broadcast_ttype =3D chiptod_power9_broadcast_ttype; + pctc->tx_ttype_target =3D chiptod_power9_tx_ttype_target; =20 pctc->xscom_size =3D PNV_XSCOM_CHIPTOD_SIZE; } @@ -375,6 +506,7 @@ static void pnv_chiptod_power10_class_init(ObjectClass = *klass, void *data) xdc->dt_xscom =3D pnv_chiptod_power10_dt_xscom; =20 pctc->broadcast_ttype =3D chiptod_power10_broadcast_ttype; + pctc->tx_ttype_target =3D chiptod_power10_tx_ttype_target; =20 pctc->xscom_size =3D PNV_XSCOM_CHIPTOD_SIZE; } --=20 2.42.0