From nobody Wed Nov 27 02:37:21 2024 Delivered-To: importer@patchew.org Authentication-Results: mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=pass(p=none dis=none) header.from=linaro.org ARC-Seal: i=1; a=rsa-sha256; t=1701964046; cv=none; d=zohomail.com; s=zohoarc; b=k49meBaNjWLdxtF68y7op8LrzNJVqwGJaphB1tiI/uNdy4E7OiuEi6n8mCzwF/ZPbEWki4HSTaUjGoBfmRsCMJ8qgpR0TNjFtgq5tprdsvOeOaJv6JctRWPiGfQv4lYovz0NLAjmVLQMB0FX+5diJ9OBdWAPo0rrySJAv1nLgHs= ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=zohomail.com; s=zohoarc; t=1701964046; h=Content-Type:Content-Transfer-Encoding:Cc:Cc:Date:Date:From:From:In-Reply-To:List-Subscribe:List-Post:List-Id:List-Archive:List-Help:List-Unsubscribe:MIME-Version:Message-ID:References:Sender:Subject:Subject:To:To:Message-Id:Reply-To; bh=GD2b69B4k+YDchTVBa/HFQBkt48CNiIjHc0JPprtaKQ=; b=jWigmU9kETuvIuxfnEoZbBOggYyDM0BK54JadEfLOy4bgzo/MGIQXKpWqpaJdqV6Ch67RRg5nQHldYHlxLSP8Z24AY0gqrj24f7tNmQLCxqUOlTelFEbwUpOQPBd/jWWuN0I+5yOCo0Z/G5uAJTj8iYMSmLyomClqfTKJNtu87Y= ARC-Authentication-Results: i=1; mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=pass header.from= (p=none dis=none) Return-Path: Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) by mx.zohomail.com with SMTPS id 17019640459261005.1899317318213; Thu, 7 Dec 2023 07:47:25 -0800 (PST) Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1rBGZx-0000hg-Ty; Thu, 07 Dec 2023 10:46:23 -0500 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1rBGZg-0000ew-U4 for qemu-devel@nongnu.org; Thu, 07 Dec 2023 10:46:08 -0500 Received: from mail-ed1-x52f.google.com ([2a00:1450:4864:20::52f]) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1rBGZd-000290-IZ for qemu-devel@nongnu.org; Thu, 07 Dec 2023 10:46:04 -0500 Received: by mail-ed1-x52f.google.com with SMTP id 4fb4d7f45d1cf-54dccf89cfdso978018a12.0 for ; Thu, 07 Dec 2023 07:46:01 -0800 (PST) Received: from m1x-phil.lan ([176.187.202.111]) by smtp.gmail.com with ESMTPSA id e3-20020a170906374300b00a1e2aa3d090sm961641ejc.206.2023.12.07.07.45.58 (version=TLS1_3 cipher=TLS_CHACHA20_POLY1305_SHA256 bits=256/256); Thu, 07 Dec 2023 07:45:59 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1701963959; x=1702568759; darn=nongnu.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=GD2b69B4k+YDchTVBa/HFQBkt48CNiIjHc0JPprtaKQ=; b=w0RHE60IScxlQdqsLiw7R6unjeVl/ojfx7S8JR1Y/mCrBOEpsd4OM+Is8S5O/zP0Sy TccDQHlTch2Df7buvAi3K3klnWuA9xC869fG9AMCIx3EM08rDks/wGnqmrPSb1Ns760X 5ZNA0h10Z412AK/5kM0jZfHbRTpuwnVqrbcY2zdzqbR4GZ/qmsEHurRw0X7X3yLtiPx8 1/tENbX2VFVKwo8Hey7mIC+YMgWYM66Feow6AGiVXeTEL5Bx2N074/i52ZVqg2AG2+jU MkC3j1gMdGZmkFriHYAfhGq6NsITRLCIMNK8224Go9C3b58G7lrafYWbaKP0a89WA3Ai 4Lcg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1701963960; x=1702568760; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=GD2b69B4k+YDchTVBa/HFQBkt48CNiIjHc0JPprtaKQ=; b=bO2R1uYI3tjPGiaGh5kMyxOxIuOjBtYAtEDln9gX6AshBWDwOpu8y29vOFhPz3slCE sBft/Lv00lpAvmsYiB1VjFLUjQy6H5NkovGkMFU3bbRpyw8D9sBWqsrztL+OwADLZObq MI7FDqs8YdjSdfj3trPB7rNeYLCp21Fruy1wItrU1QO8A5hjClIVq0DuwF8Smv5ZdCij 82LPyyXd787rp0bx0b5WDvuDFWhDUmd/hCPMDRXlLk6R3Oreo57/qppr8G84akmWegJ2 7ERZUY8l5YFne0moTrNf70BjucAlYMxGc983tKM5U3JBVyZSNbKPrb99srIP7OBEfvNq dYRw== X-Gm-Message-State: AOJu0Yy7+W9dTvD2E9oAPqzSOnyJlzhqymdQh0hg/HcA60oFjKSTI9vd CG4Ch9WJTWizXTfjrbDlhYiTd1Kd1nXli5FPYHw= X-Google-Smtp-Source: AGHT+IHgeFYoJlEc8zJjrA9x5oqYzFy/utTfnCs0Lq2EMRC4rY0WGN0eu5rpD+I154FkTENlXopGqA== X-Received: by 2002:a17:906:21a:b0:a1d:511c:5be6 with SMTP id 26-20020a170906021a00b00a1d511c5be6mr1786381ejd.76.1701963959621; Thu, 07 Dec 2023 07:45:59 -0800 (PST) From: =?UTF-8?q?Philippe=20Mathieu-Daud=C3=A9?= To: qemu-devel@nongnu.org Cc: qemu-arm@nongnu.org, Pavel Dovgalyuk , Fam Zheng , Stefan Hajnoczi , Richard Henderson , qemu-block@nongnu.org, Paolo Bonzini , Peter Maydell , =?UTF-8?q?Philippe=20Mathieu-Daud=C3=A9?= Subject: [PATCH v2 1/5] sysemu/cpu-timers: Introduce ICountMode enumerator Date: Thu, 7 Dec 2023 16:45:46 +0100 Message-ID: <20231207154550.65087-2-philmd@linaro.org> X-Mailer: git-send-email 2.41.0 In-Reply-To: <20231207154550.65087-1-philmd@linaro.org> References: <20231207154550.65087-1-philmd@linaro.org> MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Received-SPF: pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; envelope-from=qemu-devel-bounces+importer=patchew.org@nongnu.org; helo=lists.gnu.org; Received-SPF: pass client-ip=2a00:1450:4864:20::52f; envelope-from=philmd@linaro.org; helo=mail-ed1-x52f.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001, T_SCC_BODY_TEXT_LINE=-0.01 autolearn=unavailable autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+importer=patchew.org@nongnu.org Sender: qemu-devel-bounces+importer=patchew.org@nongnu.org X-ZohoMail-DKIM: pass (identity @linaro.org) X-ZM-MESSAGEID: 1701964046919100002 Rather than having to lookup for what the 0, 1, 2, ... icount values are, use a enum definition. Signed-off-by: Philippe Mathieu-Daud=C3=A9 Reviewed-by: Richard Henderson --- include/sysemu/cpu-timers.h | 20 +++++++++++++------- accel/tcg/icount-common.c | 16 +++++++--------- stubs/icount.c | 2 +- system/cpu-timers.c | 2 +- target/arm/helper.c | 3 ++- 5 files changed, 24 insertions(+), 19 deletions(-) diff --git a/include/sysemu/cpu-timers.h b/include/sysemu/cpu-timers.h index 2e786fe7fb..e909ffae47 100644 --- a/include/sysemu/cpu-timers.h +++ b/include/sysemu/cpu-timers.h @@ -17,18 +17,24 @@ void cpu_timers_init(void); =20 /* icount - Instruction Counter API */ =20 -/* - * icount enablement state: +/** + * ICountMode: icount enablement state: * - * 0 =3D Disabled - Do not count executed instructions. - * 1 =3D Enabled - Fixed conversion of insn to ns via "shift" option - * 2 =3D Enabled - Runtime adaptive algorithm to compute shift + * @ICOUNT_DISABLED: Disabled - Do not count executed instructions. + * @ICOUNT_PRECISE: Enabled - Fixed conversion of insn to ns via "shift" o= ption + * @ICOUNT_ADAPTATIVE: Enabled - Runtime adaptive algorithm to compute shi= ft */ +typedef enum { + ICOUNT_DISABLED =3D 0, + ICOUNT_PRECISE =3D 1, + ICOUNT_ADAPTATIVE =3D 2, +} ICountMode; + #ifdef CONFIG_TCG -extern int use_icount; +extern ICountMode use_icount; #define icount_enabled() (use_icount) #else -#define icount_enabled() 0 +#define icount_enabled() ICOUNT_DISABLED #endif =20 /* diff --git a/accel/tcg/icount-common.c b/accel/tcg/icount-common.c index ec57192be8..067c93a9ae 100644 --- a/accel/tcg/icount-common.c +++ b/accel/tcg/icount-common.c @@ -49,21 +49,19 @@ static bool icount_sleep =3D true; /* Arbitrarily pick 1MIPS as the minimum allowable speed. */ #define MAX_ICOUNT_SHIFT 10 =20 -/* - * 0 =3D Do not count executed instructions. - * 1 =3D Fixed conversion of insn to ns via "shift" option - * 2 =3D Runtime adaptive algorithm to compute shift - */ -int use_icount; +/* Do not count executed instructions */ +ICountMode use_icount =3D ICOUNT_DISABLED; =20 static void icount_enable_precise(void) { - use_icount =3D 1; + /* Fixed conversion of insn to ns via "shift" option */ + use_icount =3D ICOUNT_PRECISE; } =20 static void icount_enable_adaptive(void) { - use_icount =3D 2; + /* Runtime adaptive algorithm to compute shift */ + use_icount =3D ICOUNT_ADAPTATIVE; } =20 /* @@ -256,7 +254,7 @@ static void icount_warp_rt(void) int64_t warp_delta; =20 warp_delta =3D clock - timers_state.vm_clock_warp_start; - if (icount_enabled() =3D=3D 2) { + if (icount_enabled() =3D=3D ICOUNT_ADAPTATIVE) { /* * In adaptive mode, do not let QEMU_CLOCK_VIRTUAL run too far * ahead of real time (it might already be ahead so careful not diff --git a/stubs/icount.c b/stubs/icount.c index 6df8c2bf7d..f8e6a014b8 100644 --- a/stubs/icount.c +++ b/stubs/icount.c @@ -4,7 +4,7 @@ =20 /* icount - Instruction Counter API */ =20 -int use_icount; +ICountMode use_icount =3D ICOUNT_DISABLED; =20 void icount_update(CPUState *cpu) { diff --git a/system/cpu-timers.c b/system/cpu-timers.c index 7452d97b67..6befb82e48 100644 --- a/system/cpu-timers.c +++ b/system/cpu-timers.c @@ -154,7 +154,7 @@ static bool adjust_timers_state_needed(void *opaque) =20 static bool icount_shift_state_needed(void *opaque) { - return icount_enabled() =3D=3D 2; + return icount_enabled() =3D=3D ICOUNT_ADAPTATIVE; } =20 /* diff --git a/target/arm/helper.c b/target/arm/helper.c index 2746d3fdac..adb0960bba 100644 --- a/target/arm/helper.c +++ b/target/arm/helper.c @@ -934,7 +934,8 @@ static int64_t cycles_ns_per(uint64_t cycles) =20 static bool instructions_supported(CPUARMState *env) { - return icount_enabled() =3D=3D 1; /* Precise instruction counting */ + /* Precise instruction counting */ + return icount_enabled() =3D=3D ICOUNT_PRECISE; } =20 static uint64_t instructions_get_count(CPUARMState *env) --=20 2.41.0