From nobody Wed Nov 27 14:30:03 2024 Delivered-To: importer@patchew.org Authentication-Results: mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org ARC-Seal: i=1; a=rsa-sha256; t=1698965293; cv=none; d=zohomail.com; s=zohoarc; b=Z0cZGB0f4FVdDDLcXSyzAOGKEwuwUE8AiRVyf7VcyQrUsvNXenHmse9xoyEjJLnV13NPfym8p8U3VrciCLAkz7Lpd+LuVF1PysS3vZuljyq3/ddp8FYt4iq4j4/V7BBGy7/pb0p+l8EI99wggyLOBMeKCdt3iRn2XAVABGvVrss= ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=zohomail.com; s=zohoarc; t=1698965293; h=Content-Transfer-Encoding:Cc:Cc:Date:Date:From:From:In-Reply-To:List-Subscribe:List-Post:List-Id:List-Archive:List-Help:List-Unsubscribe:MIME-Version:Message-ID:References:Sender:Subject:Subject:To:To:Message-Id:Reply-To; bh=DqfKArs5EPImDlwAe/WqSK9kKIC/7sH9zzjMrgApOFE=; b=U3xxFBH5f+cDAYsF9v1lK0k5xYNITx5L9py13K2BTCDEifS3yfvXN3GPCVRwe1vVqqncnDCCsfo2GDkOwxvN/zPaHLapDlvItgDr1r9nSFmN6XPRPCgeAMMr1WFe0oCpyspK/QfsPr/6WwZgODCqgBjpEdvIwY3xe7JnwLTXDfg= ARC-Authentication-Results: i=1; mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org Return-Path: Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) by mx.zohomail.com with SMTPS id 1698965293857889.2058403640999; Thu, 2 Nov 2023 15:48:13 -0700 (PDT) Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1qygRX-0006eS-F9; Thu, 02 Nov 2023 18:45:39 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1qygRA-0006Sj-6F for qemu-devel@nongnu.org; Thu, 02 Nov 2023 18:45:16 -0400 Received: from mail-yw1-x1133.google.com ([2607:f8b0:4864:20::1133]) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1qygR6-0003JV-P7 for qemu-devel@nongnu.org; Thu, 02 Nov 2023 18:45:15 -0400 Received: by mail-yw1-x1133.google.com with SMTP id 00721157ae682-5a84204e7aeso18255757b3.0 for ; Thu, 02 Nov 2023 15:45:12 -0700 (PDT) Received: from grind.. ([179.193.10.161]) by smtp.gmail.com with ESMTPSA id ce10-20020a05690c098a00b0059b24bd4f2asm259523ywb.57.2023.11.02.15.45.08 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 02 Nov 2023 15:45:10 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ventanamicro.com; s=google; t=1698965111; x=1699569911; darn=nongnu.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=DqfKArs5EPImDlwAe/WqSK9kKIC/7sH9zzjMrgApOFE=; b=jOubc0dc+64Mirajkps6+8oY1ed2eSVbzSv2yuGgEvSTWx+I1uPmhmf+nluY/FArNo ppOXmKxk/JWqjviPw/5lzkI5BYBXkud//nb6jbsD9+WX6+CwYtc7v9yLpAR0PB5G2j8c yQRg+3Rp4UAaOy6LFTe9xhuroKTVQ56n/x/uIZriqnn6UdqNWckFqwiQxuOsjC3dp4GO NKjCYG9vETJhwfLYBnOsSAPJWTYiqzfA0zbcDsa4TREbgx2WCH0gF3HdcURngQ5k4ujE WMjFc7RKmsPv10tnSybbvD1uXurYHKz3ZEol8pWZJ77J/VPus1EadxEw/oiS0SjEsQfE W4jQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1698965111; x=1699569911; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=DqfKArs5EPImDlwAe/WqSK9kKIC/7sH9zzjMrgApOFE=; b=YJUV7GBmRI23kgFBBU34P2S0lavbEoOC6DFDGsSR2y/TifVxdAWJxtc0LJOWsCf+hH IZTOzbi4lNXYvobXWVxt5g8XQPtSu6n2Zg3QYLaFuuCiHDvJHsNidgOhYZIF2jrBkGQw vO03CauMFOglefjOsaHNOfIYK6ToQ7FfQRZurK2gLasMGDMSJDaAmtSJX7FVbLwsK2va zq/shrxGa0zqZRoBaW6Of9SUACC81Wn710SbFr1udLC6hDbMqfjnuE5Eunk4Cd4Wm3F/ od/i27aHIMyWMLSenGvidYOaDHwuTnmmEj9IOnPbQIdD7+uSwWzkOEuNk8OhGvsafgQq FCEA== X-Gm-Message-State: AOJu0YzxuLr32s8HC4l78hDgujo3wLVM3IW3mCoHqQ3qeoeoDYElkss9 VmMCQe8juIl5dypebP8QIPaSB5jziQt1xysXKXk= X-Google-Smtp-Source: AGHT+IHBSUUeZ4Ehm8T2h5SktzvoRYhYn7LjN42MLf7MbRmqSoXuDI6pHYMrThm/afjEyQyfQSVBhg== X-Received: by 2002:a81:9a54:0:b0:5a7:fa8b:3fa6 with SMTP id r81-20020a819a54000000b005a7fa8b3fa6mr1229836ywg.9.1698965110995; Thu, 02 Nov 2023 15:45:10 -0700 (PDT) From: Daniel Henrique Barboza To: qemu-devel@nongnu.org Cc: qemu-riscv@nongnu.org, alistair.francis@wdc.com, bmeng@tinylab.org, liweiwei@iscas.ac.cn, zhiwei_liu@linux.alibaba.com, palmer@rivosinc.com, ajones@ventanamicro.com, Daniel Henrique Barboza Subject: [PATCH v9 08/19] target/riscv: add rva22u64 profile definition Date: Thu, 2 Nov 2023 19:44:34 -0300 Message-ID: <20231102224445.527355-9-dbarboza@ventanamicro.com> X-Mailer: git-send-email 2.41.0 In-Reply-To: <20231102224445.527355-1-dbarboza@ventanamicro.com> References: <20231102224445.527355-1-dbarboza@ventanamicro.com> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Received-SPF: pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; envelope-from=qemu-devel-bounces+importer=patchew.org@nongnu.org; helo=lists.gnu.org; Received-SPF: pass client-ip=2607:f8b0:4864:20::1133; envelope-from=dbarboza@ventanamicro.com; helo=mail-yw1-x1133.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001, T_SCC_BODY_TEXT_LINE=-0.01 autolearn=unavailable autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+importer=patchew.org@nongnu.org Sender: qemu-devel-bounces+importer=patchew.org@nongnu.org X-ZohoMail-DKIM: pass (identity @ventanamicro.com) X-ZM-MESSAGEID: 1698965294897100003 Content-Type: text/plain; charset="utf-8" The rva22U64 profile, described in: https://github.com/riscv/riscv-profiles/blob/main/profiles.adoc#rva22-profi= les Contains a set of CPU extensions aimed for 64-bit userspace applications. Enabling this set to be enabled via a single user flag makes it convenient to enable a predictable set of features for the CPU, giving users more predicability when running/testing their workloads. QEMU implements all possible extensions of this profile. All the so called 'synthetic extensions' described in the profile that are cache related are ignored/assumed enabled (Za64rs, Zic64b, Ziccif, Ziccrse, Ziccamoa, Zicclsm) since we do not implement a cache model. An abstraction called RISCVCPUProfile is created to store the profile. 'ext_offsets' contains mandatory extensions that QEMU supports. Same thing with the 'misa_ext' mask. Optional extensions must be enabled manually in the command line if desired. The design here is to use the common target/riscv/cpu.c file to store the profile declaration and export it to the accelerator files. Each accelerator is then responsible to expose it (or not) to users and how to enable the extensions. Next patches will implement the profile for TCG and KVM. Signed-off-by: Daniel Henrique Barboza Acked-by: Alistair Francis Reviewed-by: Andrew Jones --- target/riscv/cpu.c | 32 ++++++++++++++++++++++++++++++++ target/riscv/cpu.h | 12 ++++++++++++ 2 files changed, 44 insertions(+) diff --git a/target/riscv/cpu.c b/target/riscv/cpu.c index 4b92f320e0..d24ffbf3f8 100644 --- a/target/riscv/cpu.c +++ b/target/riscv/cpu.c @@ -1490,6 +1490,38 @@ Property riscv_cpu_options[] =3D { DEFINE_PROP_END_OF_LIST(), }; =20 +/* + * RVA22U64 defines some 'named features' or 'synthetic extensions' + * that are cache related: Za64rs, Zic64b, Ziccif, Ziccrse, Ziccamoa + * and Zicclsm. We do not implement caching in QEMU so we'll consider + * all these named features as always enabled. + * + * There's no riscv,isa update for them (nor for zic64b, despite it + * having a cfg offset) at this moment. + */ +static RISCVCPUProfile RVA22U64 =3D { + .name =3D "rva22u64", + .misa_ext =3D RVI | RVM | RVA | RVF | RVD | RVC | RVU, + .ext_offsets =3D { + CPU_CFG_OFFSET(ext_zicsr), CPU_CFG_OFFSET(ext_zihintpause), + CPU_CFG_OFFSET(ext_zba), CPU_CFG_OFFSET(ext_zbb), + CPU_CFG_OFFSET(ext_zbs), CPU_CFG_OFFSET(ext_zfhmin), + CPU_CFG_OFFSET(ext_zkt), CPU_CFG_OFFSET(ext_zicntr), + CPU_CFG_OFFSET(ext_zihpm), CPU_CFG_OFFSET(ext_zicbom), + CPU_CFG_OFFSET(ext_zicbop), CPU_CFG_OFFSET(ext_zicboz), + + /* mandatory named features for this profile */ + CPU_CFG_OFFSET(zic64b), + + RISCV_PROFILE_EXT_LIST_END + } +}; + +RISCVCPUProfile *riscv_profiles[] =3D { + &RVA22U64, + NULL, +}; + static Property riscv_cpu_properties[] =3D { DEFINE_PROP_BOOL("debug", RISCVCPU, cfg.debug, true), =20 diff --git a/target/riscv/cpu.h b/target/riscv/cpu.h index bf12f34082..e4d5d69207 100644 --- a/target/riscv/cpu.h +++ b/target/riscv/cpu.h @@ -66,6 +66,18 @@ const char *riscv_get_misa_ext_description(uint32_t bit); =20 #define CPU_CFG_OFFSET(_prop) offsetof(struct RISCVCPUConfig, _prop) =20 +typedef struct riscv_cpu_profile { + const char *name; + uint32_t misa_ext; + bool enabled; + bool user_set; + const int32_t ext_offsets[]; +} RISCVCPUProfile; + +#define RISCV_PROFILE_EXT_LIST_END -1 + +extern RISCVCPUProfile *riscv_profiles[]; + /* Privileged specification version */ enum { PRIV_VERSION_1_10_0 =3D 0, --=20 2.41.0