From nobody Wed Nov 27 15:47:25 2024 Delivered-To: importer@patchew.org Authentication-Results: mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=pass(p=none dis=none) header.from=linaro.org ARC-Seal: i=1; a=rsa-sha256; t=1698280173; cv=none; d=zohomail.com; s=zohoarc; b=DpB5q1uplBMyoSPwbP/kC9YokYnzqM/Hqyx5OwxTMztsx6lA6FVVz4EY5jpewl6ln5MZoOFNJ0ZjGXF/S1H2hsF8YkYDzRAT8qmT1S/x2lxkySyqmgcpyKmrRHvlTgk5N6ktajPOzAGG0PMrzKQMHIh16/Yprc1ClwP74VAXJuQ= ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=zohomail.com; s=zohoarc; t=1698280173; h=Content-Transfer-Encoding:Date:Date:From:From:In-Reply-To:List-Subscribe:List-Post:List-Id:List-Archive:List-Help:List-Unsubscribe:MIME-Version:Message-ID:References:Sender:Subject:Subject:To:To:Message-Id:Reply-To:Cc; bh=rVEq4DsEieVQejMYJAckiF1y6NMA1Ry2WtOvV/eWoA0=; b=NOTeqarBSCi/e/QiQZNp6EwzNRhvdlFcRCUy+wO+rFwxa7+icE7O3X5q8rJKTJTNxsj42YteixjEVnKSjh074iv8pBtA3mR1QCAq5KWAkn9Pwi+8mHNkgYtUAqn9hfaAvRYSAovN5Z09oxQ21qXgFis/QTe+7CpUtrCchWvvxkQ= ARC-Authentication-Results: i=1; mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=pass header.from= (p=none dis=none) Return-Path: Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) by mx.zohomail.com with SMTPS id 1698280173778347.3332740588636; Wed, 25 Oct 2023 17:29:33 -0700 (PDT) Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1qvo2y-0007Ks-4m; Wed, 25 Oct 2023 20:16:24 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1qvo2r-000773-UL for qemu-devel@nongnu.org; Wed, 25 Oct 2023 20:16:17 -0400 Received: from mail-pl1-x62a.google.com ([2607:f8b0:4864:20::62a]) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1qvo2k-0004tC-JI for qemu-devel@nongnu.org; Wed, 25 Oct 2023 20:16:17 -0400 Received: by mail-pl1-x62a.google.com with SMTP id d9443c01a7336-1cc04494653so2165505ad.2 for ; Wed, 25 Oct 2023 17:16:09 -0700 (PDT) Received: from stoup.. ([71.212.149.95]) by smtp.gmail.com with ESMTPSA id ij23-20020a170902ab5700b001c582de968dsm10038433plb.72.2023.10.25.17.16.08 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 25 Oct 2023 17:16:08 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1698279368; x=1698884168; darn=nongnu.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:to:from:from:to:cc:subject:date:message-id :reply-to; bh=rVEq4DsEieVQejMYJAckiF1y6NMA1Ry2WtOvV/eWoA0=; b=VauoG9ksV41UCMumbIebMMTS1iP6WUnHCYRa+LFJ0Mlw4rdeswa2+R6nVePXnOC6TC /i1KLtKikfZvdal+TrswSgK5+TXIy1gZmECCWhrYUuC1WtezHvjLNEMKcnazTHJkaqIo NXouVhbnDWkoUJiv4GFyhwd1qPwBIYfja1fJSVUt/ozM0FndGAh/HJO2PPCnORBxh4R2 qddwNqXjJUPgxT4w3IzjdmuT8Su71E9hPlf6DDPPYGLR4e+GtP+aSKq3OmM4o08HocfP OvK0upql9/nhRYwswawLxkcfpZ/jo5cChjoFzAcoUGPEWgZgnG108z2Z2obu2+gxdo1C okng== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1698279368; x=1698884168; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=rVEq4DsEieVQejMYJAckiF1y6NMA1Ry2WtOvV/eWoA0=; b=qUYldmdW9tQ/ROLYn+ka6349kJR6Uop0cCJryNhdZeO7H5n1CitfCctzCrZ4VrXrsD MVjjj2nnElUWwEGp6EEmUGBrGR44+i+yzlFr/uTLgMr8hllNrwgMUymCKEOhaEuwBgXS elPbC0QXQOjVbNJ/1lVU//E0VZpivzf0pAHoHWrB+/pJ/bhm6nWNCQcxAlzY8Va75Wlp cwRbiaSQ9rXh877AnVWxdAqrw27htfGLi/NxbAol0jnJc9rD9jNAeZkyQGSvTxwp4dPj kG+MNUMDNw98P742Eoox0H1nLAW7CKnyTRiDZxnYY82zvy/RJwuCIsjERBwgiq9xINDp ylUw== X-Gm-Message-State: AOJu0YwD23VsOhLe9JZvfdyTD3DarfPR/Yhf1svHIBkcR4mXbrweRElE wk6OKzRGCa/DQqSHDhbMnr7cIAjW2rvqWR3OLOo= X-Google-Smtp-Source: AGHT+IF+yaS1zFtd4uu3Tc3bp8nTR+VC7SIT7Ake6MkADBlmzdR+YJrWJBaldWUsebo/qHZt/a/nXw== X-Received: by 2002:a17:902:d904:b0:1c0:d7a9:1c48 with SMTP id c4-20020a170902d90400b001c0d7a91c48mr12285786plz.49.1698279368634; Wed, 25 Oct 2023 17:16:08 -0700 (PDT) From: Richard Henderson To: qemu-devel@nongnu.org Subject: [PATCH 15/29] tcg/mips: Support TCG_COND_TST{EQ,NE} Date: Wed, 25 Oct 2023 17:14:09 -0700 Message-Id: <20231026001542.1141412-31-richard.henderson@linaro.org> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20231026001542.1141412-1-richard.henderson@linaro.org> References: <20231026001542.1141412-1-richard.henderson@linaro.org> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Received-SPF: pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; envelope-from=qemu-devel-bounces+importer=patchew.org@nongnu.org; helo=lists.gnu.org; Received-SPF: pass client-ip=2607:f8b0:4864:20::62a; envelope-from=richard.henderson@linaro.org; helo=mail-pl1-x62a.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+importer=patchew.org@nongnu.org Sender: qemu-devel-bounces+importer=patchew.org@nongnu.org X-ZohoMail-DKIM: pass (identity @linaro.org) X-ZM-MESSAGEID: 1698280175716100007 Content-Type: text/plain; charset="utf-8" Signed-off-by: Richard Henderson --- tcg/mips/tcg-target.c.inc | 41 +++++++++++++++++++++++++++++++++++++++ 1 file changed, 41 insertions(+) diff --git a/tcg/mips/tcg-target.c.inc b/tcg/mips/tcg-target.c.inc index 328984ccff..739a0f60b7 100644 --- a/tcg/mips/tcg-target.c.inc +++ b/tcg/mips/tcg-target.c.inc @@ -909,6 +909,16 @@ static void tcg_out_setcond(TCGContext *s, TCGCond con= d, TCGReg ret, tcg_out_opc_reg(s, OPC_SLTU, ret, TCG_REG_ZERO, arg1); break; =20 + case TCG_COND_TSTEQ: + tcg_out_opc_reg(s, OPC_AND, ret, arg1, arg2); + tcg_out_opc_imm(s, OPC_SLTIU, ret, ret, 1); + break; + + case TCG_COND_TSTNE: + tcg_out_opc_reg(s, OPC_AND, ret, arg1, arg2); + tcg_out_opc_reg(s, OPC_SLTU, ret, TCG_REG_ZERO, ret); + break; + case TCG_COND_LT: case TCG_COND_GE: case TCG_COND_LE: @@ -989,6 +999,14 @@ static void tcg_out_brcond(TCGContext *s, TCGCond cond= , TCGReg arg1, arg2 =3D TCG_REG_ZERO; break; =20 + case TCG_COND_TSTEQ: + case TCG_COND_TSTNE: + tcg_out_opc_reg(s, OPC_AND, TCG_TMP0, arg1, arg2); + arg1 =3D TCG_TMP0; + arg2 =3D TCG_REG_ZERO; + b_opc =3D cond =3D=3D TCG_COND_TSTEQ ? OPC_BEQ : OPC_BNE; + break; + default: g_assert_not_reached(); break; @@ -1052,6 +1070,14 @@ static void tcg_out_setcond2(TCGContext *s, TCGCond = cond, TCGReg ret, tcg_out_setcond(s, cond, ret, tmp1, TCG_REG_ZERO); break; =20 + case TCG_COND_TSTEQ: + case TCG_COND_TSTNE: + tcg_out_opc_reg(s, OPC_AND, TCG_TMP0, al, bl); + tcg_out_opc_reg(s, OPC_AND, TCG_TMP1, ah, bh); + tcg_out_opc_reg(s, OPC_OR, ret, TCG_TMP0, TCG_TMP1); + tcg_out_setcond(s, tcg_eqne_cond(cond), ret, tmp1, TCG_REG_ZERO); + break; + default: tcg_out_setcond(s, TCG_COND_EQ, tmp0, ah, bh); tcg_out_setcond(s, tcg_unsigned_cond(cond), tmp1, al, bl); @@ -1078,6 +1104,13 @@ static void tcg_out_brcond2(TCGContext *s, TCGCond c= ond, TCGReg al, TCGReg ah, tmp =3D tcg_out_reduce_eq2(s, TCG_TMP0, TCG_TMP1, al, ah, bl, bh); break; =20 + case TCG_COND_TSTEQ: + case TCG_COND_TSTNE: + tcg_out_opc_reg(s, OPC_AND, TCG_TMP0, al, bl); + tcg_out_opc_reg(s, OPC_AND, TCG_TMP1, ah, bh); + tcg_out_opc_reg(s, OPC_OR, TCG_TMP1, TCG_TMP1, TCG_TMP0); + break; + default: /* Minimize code size by preferring a compare not requiring INV. = */ if (mips_cmp_map[cond] & MIPS_CMP_INV) { @@ -1114,6 +1147,14 @@ static void tcg_out_movcond(TCGContext *s, TCGCond c= ond, TCGReg ret, } break; =20 + case TCG_COND_TSTEQ: + eqz =3D true; + /* FALLTHRU */ + case TCG_COND_TSTNE: + tcg_out_opc_reg(s, OPC_AND, TCG_TMP0, c1, c2); + c1 =3D TCG_TMP0; + break; + default: /* Minimize code size by preferring a compare not requiring INV. = */ if (mips_cmp_map[cond] & MIPS_CMP_INV) { --=20 2.34.1