From nobody Fri Oct 10 20:30:35 2025 Delivered-To: importer@patchew.org Authentication-Results: mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=pass(p=none dis=none) header.from=linaro.org ARC-Seal: i=1; a=rsa-sha256; t=1677797105; cv=none; d=zohomail.com; s=zohoarc; b=Bt/Y34BAqsz9i09irCYWJu7AOkNpqqj2GMptNRQJ+1j9u8ZwkdxJfA2Vn4pBfagvbJVF5NOTZr5vQWfpbaAX5AGCucoFRHOxHkqjffLqjMkG/hZqlzgsZiJ4GqKZWlvRiSkxczggweL/r6CnAAodARrRvLa1vWI2Y+f9IvOIrZ0= ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=zohomail.com; s=zohoarc; t=1677797105; h=Content-Type:Content-Transfer-Encoding:Cc:Date:From:In-Reply-To:List-Subscribe:List-Post:List-Id:List-Archive:List-Help:List-Unsubscribe:MIME-Version:Message-ID:References:Sender:Subject:To; bh=lCQQownvKCVofCZuEa1Oy69oYC3998RQioNT+3DKDLE=; b=M2qDOMcKH89FGnDTXKGAcnZbwGLuqt+yDK5kITgUgc2JZr6sGaIQaPt6SQk/J5Jetj6k2ukA0guldvHnEyXuIKDWur5A52FwMOjHRfJ5TeJ3ZWcgclDe9cA0LALKCoJa7FQCLAsH10kNIORJrV3Ugr9QmZANoFdV7ZnNjgTLDqo= ARC-Authentication-Results: i=1; mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=pass header.from= (p=none dis=none) Return-Path: Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) by mx.zohomail.com with SMTPS id 1677797105758595.2766698057716; Thu, 2 Mar 2023 14:45:05 -0800 (PST) Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1pXrds-0002Nh-EQ; Thu, 02 Mar 2023 17:43:16 -0500 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1pXrdn-0002FP-Rd for qemu-devel@nongnu.org; Thu, 02 Mar 2023 17:43:12 -0500 Received: from mail-wm1-x32e.google.com ([2a00:1450:4864:20::32e]) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1pXrdl-0000Ea-SK for qemu-devel@nongnu.org; Thu, 02 Mar 2023 17:43:11 -0500 Received: by mail-wm1-x32e.google.com with SMTP id p16so560576wmq.5 for ; Thu, 02 Mar 2023 14:43:09 -0800 (PST) Received: from localhost.localdomain (43.red-95-127-39.staticip.rima-tde.net. [95.127.39.43]) by smtp.gmail.com with ESMTPSA id h9-20020a5d5049000000b002c54d8b89efsm511156wrt.26.2023.03.02.14.43.06 (version=TLS1_3 cipher=TLS_CHACHA20_POLY1305_SHA256 bits=256/256); Thu, 02 Mar 2023 14:43:08 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1677796989; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=lCQQownvKCVofCZuEa1Oy69oYC3998RQioNT+3DKDLE=; b=X230GNs6TA/wXFb+OGBc8RQbVeviM+3I4GAiwsKtGhv7ul2+Td+pcVGXsAB9iaHYDk l16CHZlGSvMqjr6auJSu1URzjv5MzO+vERWRorZlP4Q4b+GC/eTCl1RV+vhLZtVHBXzX ISBd1An18H3YjjgmleKfyuZs+dSsBR4RuTDgk/DNBQbrJXGhpQolrlLolDYz3v6dNoz9 Q57Qg4ItS9f0faVoWieM8BVaJwxzwemZ48o8mZivD97/TC1uDRM6ka65Dlx5bcFFVkML 3NDnksqQQ1RYC1uGaZcVU65yyNBIc7WWRSNatARsHKWlHEzRtUQAa1uNmzR6D/Ybh2Gl hWLA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; t=1677796989; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=lCQQownvKCVofCZuEa1Oy69oYC3998RQioNT+3DKDLE=; b=tL91EUPTw60qB6W7euN9p3B8D6vZoojkX1t4Ru8DfiWF+1aRcPiWrtOqhXA0pS05w7 vbu0caQByzWBthvELljkVRzur/MgLgkCl19Oot7NBu5XNdmcF7ZcMASje8NqoCFrPxE8 w9UhsTCzdv5qrPlJHMhH8x/+8R555h2mC5VsqmEQEUeWCqJIhG4kAtb+9t9WdMBpdYd5 4XuscjSKQ0IBUfz6pUMFvGBpFkR2vdfFoO3dNvZveEc0dVatWMkijs33ySJpeoX1Upr4 aELaJPLrYSPCD3QKi9gp1dXd8lExd31ljYJnNXHPp0so5TYk20sLCfj5pZZdmQKolBEt K9dQ== X-Gm-Message-State: AO0yUKV6gBJ/fdMLtOwkyaKSvkV4Q9mcywSCyrOI+9sPMd9oPvvDpPdY WwWt6ycAprlTfcZJVpXC1gKMS3inslXnXUXW X-Google-Smtp-Source: AK7set+qVc5pgspySjAMDEJ4RrC6OcXwmBOJ+aldd16JLs46rGwiV/ODqVtZ7vXFF5ldFP62f4uzeQ== X-Received: by 2002:a05:600c:450d:b0:3eb:3945:d3f9 with SMTP id t13-20020a05600c450d00b003eb3945d3f9mr9625867wmo.4.1677796988825; Thu, 02 Mar 2023 14:43:08 -0800 (PST) From: =?UTF-8?q?Philippe=20Mathieu-Daud=C3=A9?= To: qemu-devel@nongnu.org, Bernhard Beschow Cc: John Snow , David Woodhouse , BALATON Zoltan , =?UTF-8?q?Herv=C3=A9=20Poussineau?= , qemu-ppc@nongnu.org, =?UTF-8?q?Philippe=20Mathieu-Daud=C3=A9?= , Paolo Bonzini , Richard Henderson , Eduardo Habkost , "Michael S. Tsirkin" , Marcel Apfelbaum , Aurelien Jarno Subject: [PATCH v3 17/18] hw/isa/piix: Unify QOM type name of PIIX ISA function Date: Thu, 2 Mar 2023 23:40:57 +0100 Message-Id: <20230302224058.43315-18-philmd@linaro.org> X-Mailer: git-send-email 2.38.1 In-Reply-To: <20230302224058.43315-1-philmd@linaro.org> References: <20230302224058.43315-1-philmd@linaro.org> MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Received-SPF: pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; envelope-from=qemu-devel-bounces+importer=patchew.org@nongnu.org; helo=lists.gnu.org; Received-SPF: pass client-ip=2a00:1450:4864:20::32e; envelope-from=philmd@linaro.org; helo=mail-wm1-x32e.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+importer=patchew.org@nongnu.org Sender: qemu-devel-bounces+importer=patchew.org@nongnu.org X-ZohoMail-DKIM: pass (identity @linaro.org) X-ZM-MESSAGEID: 1677797106780100001 Mechanical change doing: $ sed -i -e 's/PIIX4_PCI_DEVICE/PIIX4_ISA/g' $(git grep -l PIIX4_PCI_DEVI= CE) $ sed -i -e 's/PIIX3_XEN_DEVICE/PIIX3_ISA_XEN/g' $(git grep -l PIIX3_XEN_= DEVICE) $ sed -i -e 's/PIIX3_DEVICE/PIIX3_ISA/g' $(git grep -l PIIX3_DEVICE) $ sed -i -e 's/PIIX3_PCI_DEVICE/PIIX_ISA/g' $(git grep -l PIIX3_PCI_DEVIC= E) Signed-off-by: Philippe Mathieu-Daud=C3=A9 --- hw/i386/pc_piix.c | 5 ++--- hw/isa/piix3.c | 20 ++++++++++---------- hw/isa/piix4.c | 10 +++++----- hw/mips/malta.c | 2 +- include/hw/southbridge/piix.h | 10 +++++----- 5 files changed, 23 insertions(+), 24 deletions(-) diff --git a/hw/i386/pc_piix.c b/hw/i386/pc_piix.c index 1e90b9ff0d..c887b27009 100644 --- a/hw/i386/pc_piix.c +++ b/hw/i386/pc_piix.c @@ -221,8 +221,7 @@ static void pc_init1(MachineState *machine, if (pcmc->pci_enabled) { PIIX3State *piix3; PCIDevice *pci_dev; - const char *type =3D xen_enabled() ? TYPE_PIIX3_XEN_DEVICE - : TYPE_PIIX3_DEVICE; + const char *type =3D xen_enabled() ? TYPE_PIIX3_ISA_XEN : TYPE_PII= X3_ISA; =20 pci_bus =3D i440fx_init(pci_type, i440fx_host, @@ -236,7 +235,7 @@ static void pc_init1(MachineState *machine, pcms->bus =3D pci_bus; =20 pci_dev =3D pci_create_simple_multifunction(pci_bus, -1, true, typ= e); - piix3 =3D PIIX3_PCI_DEVICE(pci_dev); + piix3 =3D PIIX3_ISA(pci_dev); piix3->pic =3D x86ms->gsi; piix3_devfn =3D piix3->dev.devfn; isa_bus =3D ISA_BUS(qdev_get_child_bus(DEVICE(piix3), "isa.0")); diff --git a/hw/isa/piix3.c b/hw/isa/piix3.c index 0ee94a2313..38e0c269ae 100644 --- a/hw/isa/piix3.c +++ b/hw/isa/piix3.c @@ -112,7 +112,7 @@ static void piix3_write_config(PCIDevice *dev, { pci_default_write_config(dev, address, val, len); if (ranges_overlap(address, len, PIIX_PIRQCA, 4)) { - PIIX3State *piix3 =3D PIIX3_PCI_DEVICE(dev); + PIIX3State *piix3 =3D PIIX3_ISA(dev); int pic_irq; =20 pci_bus_fire_intx_routing_notifier(pci_get_bus(&piix3->dev)); @@ -145,7 +145,7 @@ static void piix3_write_config_xen(PCIDevice *dev, =20 static void piix3_reset(DeviceState *dev) { - PIIX3State *d =3D PIIX3_PCI_DEVICE(dev); + PIIX3State *d =3D PIIX3_ISA(dev); uint8_t *pci_conf =3D d->dev.config; =20 pci_conf[0x04] =3D 0x07; /* master, memory and I/O */ @@ -286,7 +286,7 @@ static const MemoryRegionOps rcr_ops =3D { =20 static void pci_piix3_realize(PCIDevice *dev, Error **errp) { - PIIX3State *d =3D PIIX3_PCI_DEVICE(dev); + PIIX3State *d =3D PIIX3_ISA(dev); ISABus *isa_bus; =20 isa_bus =3D isa_bus_new(DEVICE(d), pci_address_space(dev), @@ -349,7 +349,7 @@ static void pci_piix3_class_init(ObjectClass *klass, vo= id *data) static void piix3_realize(PCIDevice *dev, Error **errp) { ERRP_GUARD(); - PIIX3State *piix3 =3D PIIX3_PCI_DEVICE(dev); + PIIX3State *piix3 =3D PIIX3_ISA(dev); PCIBus *pci_bus =3D pci_get_bus(dev); =20 pci_piix3_realize(dev, errp); @@ -372,7 +372,7 @@ static void piix3_class_init(ObjectClass *klass, void *= data) static void piix3_xen_realize(PCIDevice *dev, Error **errp) { ERRP_GUARD(); - PIIX3State *piix3 =3D PIIX3_PCI_DEVICE(dev); + PIIX3State *piix3 =3D PIIX3_ISA(dev); PCIBus *pci_bus =3D pci_get_bus(dev); =20 pci_piix3_realize(dev, errp); @@ -399,7 +399,7 @@ static void piix3_xen_class_init(ObjectClass *klass, vo= id *data) =20 static const TypeInfo piix_isa_types[] =3D { { - .name =3D TYPE_PIIX3_PCI_DEVICE, + .name =3D TYPE_PIIX_ISA, .parent =3D TYPE_PCI_DEVICE, .instance_size =3D sizeof(PIIX3State), .class_init =3D pci_piix3_class_init, @@ -410,12 +410,12 @@ static const TypeInfo piix_isa_types[] =3D { { }, }, }, { - .name =3D TYPE_PIIX3_DEVICE, - .parent =3D TYPE_PIIX3_PCI_DEVICE, + .name =3D TYPE_PIIX3_ISA, + .parent =3D TYPE_PIIX_ISA, .class_init =3D piix3_class_init, }, { - .name =3D TYPE_PIIX3_XEN_DEVICE, - .parent =3D TYPE_PIIX3_PCI_DEVICE, + .name =3D TYPE_PIIX3_ISA_XEN, + .parent =3D TYPE_PIIX_ISA, .class_init =3D piix3_xen_class_init, } }; diff --git a/hw/isa/piix4.c b/hw/isa/piix4.c index 702b458a3e..90e19a4c37 100644 --- a/hw/isa/piix4.c +++ b/hw/isa/piix4.c @@ -56,7 +56,7 @@ struct PIIX4State { uint8_t rcr; }; =20 -OBJECT_DECLARE_SIMPLE_TYPE(PIIX4State, PIIX4_PCI_DEVICE) +OBJECT_DECLARE_SIMPLE_TYPE(PIIX4State, PIIX4_ISA) =20 static void piix4_set_irq(void *opaque, int irq_num, int level) { @@ -81,7 +81,7 @@ static void piix4_set_irq(void *opaque, int irq_num, int = level) =20 static void piix4_isa_reset(DeviceState *dev) { - PIIX4State *d =3D PIIX4_PCI_DEVICE(dev); + PIIX4State *d =3D PIIX4_ISA(dev); uint8_t *pci_conf =3D d->dev.config; =20 pci_conf[0x04] =3D 0x07; // master, memory and I/O @@ -186,7 +186,7 @@ static const MemoryRegionOps piix4_rcr_ops =3D { =20 static void piix4_realize(PCIDevice *dev, Error **errp) { - PIIX4State *s =3D PIIX4_PCI_DEVICE(dev); + PIIX4State *s =3D PIIX4_ISA(dev); PCIBus *pci_bus =3D pci_get_bus(dev); ISABus *isa_bus; qemu_irq *i8259_out_irq; @@ -253,7 +253,7 @@ static void piix4_realize(PCIDevice *dev, Error **errp) =20 static void piix4_init(Object *obj) { - PIIX4State *s =3D PIIX4_PCI_DEVICE(obj); + PIIX4State *s =3D PIIX4_ISA(obj); =20 object_initialize_child(obj, "rtc", &s->rtc, TYPE_MC146818_RTC); object_initialize_child(obj, "ide", &s->ide, TYPE_PIIX4_IDE); @@ -285,7 +285,7 @@ static void piix4_class_init(ObjectClass *klass, void *= data) } =20 static const TypeInfo piix4_info =3D { - .name =3D TYPE_PIIX4_PCI_DEVICE, + .name =3D TYPE_PIIX4_ISA, .parent =3D TYPE_PCI_DEVICE, .instance_size =3D sizeof(PIIX4State), .instance_init =3D piix4_init, diff --git a/hw/mips/malta.c b/hw/mips/malta.c index ec172b111a..5aefeba581 100644 --- a/hw/mips/malta.c +++ b/hw/mips/malta.c @@ -1255,7 +1255,7 @@ void mips_malta_init(MachineState *machine) =20 /* Southbridge */ piix4 =3D pci_create_simple_multifunction(pci_bus, PIIX4_PCI_DEVFN, tr= ue, - TYPE_PIIX4_PCI_DEVICE); + TYPE_PIIX4_ISA); isa_bus =3D ISA_BUS(qdev_get_child_bus(DEVICE(piix4), "isa.0")); =20 dev =3D DEVICE(object_resolve_path_component(OBJECT(piix4), "ide")); diff --git a/include/hw/southbridge/piix.h b/include/hw/southbridge/piix.h index a58bf13a41..71a82ef266 100644 --- a/include/hw/southbridge/piix.h +++ b/include/hw/southbridge/piix.h @@ -58,11 +58,11 @@ struct PIIX3State { MemoryRegion rcr_mem; }; =20 -#define TYPE_PIIX3_PCI_DEVICE "pci-piix3" -#define TYPE_PIIX3_DEVICE "PIIX3" -#define TYPE_PIIX3_XEN_DEVICE "PIIX3-xen" -#define TYPE_PIIX4_PCI_DEVICE "piix4-isa" +#define TYPE_PIIX_ISA "pci-piix3" +#define TYPE_PIIX3_ISA "PIIX3" +#define TYPE_PIIX3_ISA_XEN "PIIX3-xen" +#define TYPE_PIIX4_ISA "piix4-isa" =20 -OBJECT_DECLARE_SIMPLE_TYPE(PIIX3State, PIIX3_PCI_DEVICE) +OBJECT_DECLARE_SIMPLE_TYPE(PIIX3State, PIIX3_ISA) =20 #endif --=20 2.38.1