From nobody Thu May 8 04:01:12 2025
Delivered-To: importer@patchew.org
Authentication-Results: mx.zohomail.com;
dkim=pass;
spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as
permitted sender)
smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org;
dmarc=pass(p=none dis=none) header.from=linaro.org
ARC-Seal: i=1; a=rsa-sha256; t=1673619503; cv=none;
d=zohomail.com; s=zohoarc;
b=eQQ3lxmlts+vdZfIKpDBa+6g+cyWPiBrBtgoh43QX0aDXHfYCygxlmGsUCm2XUCpKXlw9EIBjD2nenUcK7ko/wC4US+93zcTqZgrzqRPm+YgZir6XKukDoT+zhxQCYZIEonupeY3PogshSSFPY7q0NwulQNyGzkvIw6Uw8bwgao=
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=zohomail.com;
s=zohoarc;
t=1673619503;
h=Content-Transfer-Encoding:Date:From:In-Reply-To:List-Subscribe:List-Post:List-Id:List-Archive:List-Help:List-Unsubscribe:MIME-Version:Message-ID:References:Sender:Subject:To;
bh=ju7tJewwCKiHfoKv7bAtINSmE5J7OZzCxsQjQ4DFswU=;
b=iRchQ8iPVwbPG1lGN7wvV9S31lN2XT/uDvYMwZnJ/Pe8hSQGiwM24vNOWuPsPLZq9yFrXalrR53cPYm7MgLUWkBvHyALc0oJCFT+MvyBuyI3iwWaksaz9ZqKpB3Q7r6C7muzo6faSgQ0KFLtwKxN4+8Ywdnqig3vruVknOtZZa0=
ARC-Authentication-Results: i=1; mx.zohomail.com;
dkim=pass;
spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as
permitted sender)
smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org;
dmarc=pass header.from=<peter.maydell@linaro.org> (p=none dis=none)
Return-Path: <qemu-devel-bounces+importer=patchew.org@nongnu.org>
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) by
mx.zohomail.com
with SMTPS id 1673619503971250.03909747099408;
Fri, 13 Jan 2023 06:18:23 -0800 (PST)
Received: from localhost ([::1] helo=lists1p.gnu.org)
by lists.gnu.org with esmtp (Exim 4.90_1)
(envelope-from <qemu-devel-bounces@nongnu.org>)
id 1pGKnJ-0001Wt-QF; Fri, 13 Jan 2023 09:12:33 -0500
Received: from eggs.gnu.org ([2001:470:142:3::10])
by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
(Exim 4.90_1) (envelope-from <peter.maydell@linaro.org>)
id 1pGKmQ-0000qS-85
for qemu-devel@nongnu.org; Fri, 13 Jan 2023 09:11:39 -0500
Received: from mail-wm1-x334.google.com ([2a00:1450:4864:20::334])
by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)
(Exim 4.90_1) (envelope-from <peter.maydell@linaro.org>)
id 1pGKmN-0003ef-JE
for qemu-devel@nongnu.org; Fri, 13 Jan 2023 09:11:37 -0500
Received: by mail-wm1-x334.google.com with SMTP id
p1-20020a05600c1d8100b003d8c9b191e0so17449156wms.4
for <qemu-devel@nongnu.org>; Fri, 13 Jan 2023 06:11:34 -0800 (PST)
Received: from orth.archaic.org.uk (orth.archaic.org.uk. [2001:8b0:1d0::2])
by smtp.gmail.com with ESMTPSA id
n36-20020a05600c502400b003da0b75de94sm5334464wmr.8.2023.01.13.06.11.32
for <qemu-devel@nongnu.org>
(version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
Fri, 13 Jan 2023 06:11:32 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google;
h=content-transfer-encoding:mime-version:references:in-reply-to
:message-id:date:subject:to:from:from:to:cc:subject:date:message-id
:reply-to; bh=ju7tJewwCKiHfoKv7bAtINSmE5J7OZzCxsQjQ4DFswU=;
b=NwebsL12GYv9joIQsm3QDYiwnEygzy3pGf6VBajdyvaXxfeWOR17VPSEpSz1qEdWXd
JQlgftld4ugJ8KpXyIYxCZz/F5enPX2+Wb09fFkWh1jAhUdtp3AW62GSTzJZBRHDsLkN
tpfJLACQiPJ/xNtHIGHEA4Tuqpk7drEKFWYIZRKWHU2vvKMtw36rd0qiXqA4x4fhvrDJ
jVc9108ex5rbAuKObDW9GMUvQBZlcqHnjRAPLnOiK00ZZQZvz0rPi59UdgGmBzJQT/Ga
kr793tSL4J9YLY2+83+dgUs4x6ADtxfENSyH/CZ1VG99jOrwwY654mcz9umnD4bq9AJN
MepQ==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
d=1e100.net; s=20210112;
h=content-transfer-encoding:mime-version:references:in-reply-to
:message-id:date:subject:to:from:x-gm-message-state:from:to:cc
:subject:date:message-id:reply-to;
bh=ju7tJewwCKiHfoKv7bAtINSmE5J7OZzCxsQjQ4DFswU=;
b=lKboNPRBpTUvGFsL9OeI66IGaG6VmKFFL5R2CaOuYGDxOn9dO++OO3BDF+PxFzGIUT
Plvb765JMDCDhU8+wNVGY7/9Z1UZR9uPkZ7J+WHgOEtSbmO4Nhqao6DQneVaLQLf+WoR
AvryjwhtDALJMp4J1U4/1MNhwcK3aCSJ8oMym1A4OkS9l1i45v38jTu7aPoFAINgZaDE
bgZq8i998BVxILMb/yE+GUT38iH1Nx7HVEnJPBDIgLVNp7j/FdYZxYrtW3ju7+pU2/HV
WAsQTiO4d0+G8COyKr7cEKYqd42pf0OYjABquY8lwXjPAPhyvT0061wtWspkar59sziB
oUAg==
X-Gm-Message-State: AFqh2krFwuLybj6Hvu/GombcWy67/bX1U6dEPFE2aLQDblK48F8gFtkR
H5uOa12W3zrp/LxjIv71czEEN8si1N/itmwI
X-Google-Smtp-Source:
AMrXdXt83Eir09s8ytrEl6IAdgFg2XWCf8CaLziwURh8klSqIVd4qV6vZDgfst54ms0OjR4EAZ070w==
X-Received: by 2002:a05:600c:3509:b0:3c6:e60f:3f6f with SMTP id
h9-20020a05600c350900b003c6e60f3f6fmr57674329wmq.38.1673619093456;
Fri, 13 Jan 2023 06:11:33 -0800 (PST)
From: Peter Maydell <peter.maydell@linaro.org>
To: qemu-devel@nongnu.org
Subject: [PULL 06/38] hw/misc: AXP209 PMU Emulation
Date: Fri, 13 Jan 2023 14:10:54 +0000
Message-Id: <20230113141126.535646-7-peter.maydell@linaro.org>
X-Mailer: git-send-email 2.34.1
In-Reply-To: <20230113141126.535646-1-peter.maydell@linaro.org>
References: <20230113141126.535646-1-peter.maydell@linaro.org>
MIME-Version: 1.0
Content-Transfer-Encoding: quoted-printable
Received-SPF: pass (zohomail.com: domain of gnu.org designates 209.51.188.17
as permitted sender) client-ip=209.51.188.17;
envelope-from=qemu-devel-bounces+importer=patchew.org@nongnu.org;
helo=lists.gnu.org;
Received-SPF: pass client-ip=2a00:1450:4864:20::334;
envelope-from=peter.maydell@linaro.org; helo=mail-wm1-x334.google.com
X-Spam_score_int: -20
X-Spam_score: -2.1
X-Spam_bar: --
X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,
RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,
SPF_PASS=-0.001 autolearn=ham autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Errors-To: qemu-devel-bounces+importer=patchew.org@nongnu.org
Sender: qemu-devel-bounces+importer=patchew.org@nongnu.org
X-ZohoMail-DKIM: pass (identity @linaro.org)
X-ZM-MESSAGEID: 1673619505810100001
Content-Type: text/plain; charset="utf-8"
From: Strahinja Jankovic <strahinjapjankovic@gmail.com>
This patch adds minimal support for AXP-209 PMU.
Most important is chip ID since U-Boot SPL expects version 0x1. Besides
the chip ID register, reset values for two more registers used by A10
U-Boot SPL are covered.
Signed-off-by: Strahinja Jankovic <strahinja.p.jankovic@gmail.com>
Message-id: 20221226220303.14420-5-strahinja.p.jankovic@gmail.com
Reviewed-by: Peter Maydell <peter.maydell@linaro.org>
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
---
hw/misc/axp209.c | 238 +++++++++++++++++++++++++++++++++++++++++++
MAINTAINERS | 2 +
hw/misc/Kconfig | 4 +
hw/misc/meson.build | 1 +
hw/misc/trace-events | 5 +
5 files changed, 250 insertions(+)
create mode 100644 hw/misc/axp209.c
diff --git a/hw/misc/axp209.c b/hw/misc/axp209.c
new file mode 100644
index 00000000000..2908ed99a6f
--- /dev/null
+++ b/hw/misc/axp209.c
@@ -0,0 +1,238 @@
+/*
+ * AXP-209 PMU Emulation
+ *
+ * Copyright (C) 2022 Strahinja Jankovic <strahinja.p.jankovic@gmail.com>
+ *
+ * Permission is hereby granted, free of charge, to any person obtaining a
+ * copy of this software and associated documentation files (the "Software=
"),
+ * to deal in the Software without restriction, including without limitati=
on
+ * the rights to use, copy, modify, merge, publish, distribute, sublicense,
+ * and/or sell copies of the Software, and to permit persons to whom the
+ * Software is furnished to do so, subject to the following conditions:
+ *
+ * The above copyright notice and this permission notice shall be included=
in
+ * all copies or substantial portions of the Software.
+ *
+ * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS=
OR
+ * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
+ * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL=
THE
+ * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
+ * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
+ * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
+ * DEALINGS IN THE SOFTWARE.
+ *
+ * SPDX-License-Identifier: MIT
+ */
+
+#include "qemu/osdep.h"
+#include "qemu/log.h"
+#include "trace.h"
+#include "hw/i2c/i2c.h"
+#include "migration/vmstate.h"
+
+#define TYPE_AXP209_PMU "axp209_pmu"
+
+#define AXP209(obj) \
+ OBJECT_CHECK(AXP209I2CState, (obj), TYPE_AXP209_PMU)
+
+/* registers */
+enum {
+ REG_POWER_STATUS =3D 0x0u,
+ REG_OPERATING_MODE,
+ REG_OTG_VBUS_STATUS,
+ REG_CHIP_VERSION,
+ REG_DATA_CACHE_0,
+ REG_DATA_CACHE_1,
+ REG_DATA_CACHE_2,
+ REG_DATA_CACHE_3,
+ REG_DATA_CACHE_4,
+ REG_DATA_CACHE_5,
+ REG_DATA_CACHE_6,
+ REG_DATA_CACHE_7,
+ REG_DATA_CACHE_8,
+ REG_DATA_CACHE_9,
+ REG_DATA_CACHE_A,
+ REG_DATA_CACHE_B,
+ REG_POWER_OUTPUT_CTRL =3D 0x12u,
+ REG_DC_DC2_OUT_V_CTRL =3D 0x23u,
+ REG_DC_DC2_DVS_CTRL =3D 0x25u,
+ REG_DC_DC3_OUT_V_CTRL =3D 0x27u,
+ REG_LDO2_4_OUT_V_CTRL,
+ REG_LDO3_OUT_V_CTRL,
+ REG_VBUS_CH_MGMT =3D 0x30u,
+ REG_SHUTDOWN_V_CTRL,
+ REG_SHUTDOWN_CTRL,
+ REG_CHARGE_CTRL_1,
+ REG_CHARGE_CTRL_2,
+ REG_SPARE_CHARGE_CTRL,
+ REG_PEK_KEY_CTRL,
+ REG_DC_DC_FREQ_SET,
+ REG_CHR_TEMP_TH_SET,
+ REG_CHR_HIGH_TEMP_TH_CTRL,
+ REG_IPSOUT_WARN_L1,
+ REG_IPSOUT_WARN_L2,
+ REG_DISCHR_TEMP_TH_SET,
+ REG_DISCHR_HIGH_TEMP_TH_CTRL,
+ REG_IRQ_BANK_1_CTRL =3D 0x40u,
+ REG_IRQ_BANK_2_CTRL,
+ REG_IRQ_BANK_3_CTRL,
+ REG_IRQ_BANK_4_CTRL,
+ REG_IRQ_BANK_5_CTRL,
+ REG_IRQ_BANK_1_STAT =3D 0x48u,
+ REG_IRQ_BANK_2_STAT,
+ REG_IRQ_BANK_3_STAT,
+ REG_IRQ_BANK_4_STAT,
+ REG_IRQ_BANK_5_STAT,
+ REG_ADC_ACIN_V_H =3D 0x56u,
+ REG_ADC_ACIN_V_L,
+ REG_ADC_ACIN_CURR_H,
+ REG_ADC_ACIN_CURR_L,
+ REG_ADC_VBUS_V_H,
+ REG_ADC_VBUS_V_L,
+ REG_ADC_VBUS_CURR_H,
+ REG_ADC_VBUS_CURR_L,
+ REG_ADC_INT_TEMP_H,
+ REG_ADC_INT_TEMP_L,
+ REG_ADC_TEMP_SENS_V_H =3D 0x62u,
+ REG_ADC_TEMP_SENS_V_L,
+ REG_ADC_BAT_V_H =3D 0x78u,
+ REG_ADC_BAT_V_L,
+ REG_ADC_BAT_DISCHR_CURR_H,
+ REG_ADC_BAT_DISCHR_CURR_L,
+ REG_ADC_BAT_CHR_CURR_H,
+ REG_ADC_BAT_CHR_CURR_L,
+ REG_ADC_IPSOUT_V_H,
+ REG_ADC_IPSOUT_V_L,
+ REG_DC_DC_MOD_SEL =3D 0x80u,
+ REG_ADC_EN_1,
+ REG_ADC_EN_2,
+ REG_ADC_SR_CTRL,
+ REG_ADC_IN_RANGE,
+ REG_GPIO1_ADC_IRQ_RISING_TH,
+ REG_GPIO1_ADC_IRQ_FALLING_TH,
+ REG_TIMER_CTRL =3D 0x8au,
+ REG_VBUS_CTRL_MON_SRP,
+ REG_OVER_TEMP_SHUTDOWN =3D 0x8fu,
+ REG_GPIO0_FEAT_SET,
+ REG_GPIO_OUT_HIGH_SET,
+ REG_GPIO1_FEAT_SET,
+ REG_GPIO2_FEAT_SET,
+ REG_GPIO_SIG_STATE_SET_MON,
+ REG_GPIO3_SET,
+ REG_COULOMB_CNTR_CTRL =3D 0xb8u,
+ REG_POWER_MEAS_RES,
+ NR_REGS
+};
+
+#define AXP209_CHIP_VERSION_ID (0x01)
+#define AXP209_DC_DC2_OUT_V_CTRL_RESET (0x16)
+#define AXP209_IRQ_BANK_1_CTRL_RESET (0xd8)
+
+/* A simple I2C slave which returns values of ID or CNT register. */
+typedef struct AXP209I2CState {
+ /*< private >*/
+ I2CSlave i2c;
+ /*< public >*/
+ uint8_t regs[NR_REGS]; /* peripheral registers */
+ uint8_t ptr; /* current register index */
+ uint8_t count; /* counter used for tx/rx */
+} AXP209I2CState;
+
+/* Reset all counters and load ID register */
+static void axp209_reset_enter(Object *obj, ResetType type)
+{
+ AXP209I2CState *s =3D AXP209(obj);
+
+ memset(s->regs, 0, NR_REGS);
+ s->ptr =3D 0;
+ s->count =3D 0;
+ s->regs[REG_CHIP_VERSION] =3D AXP209_CHIP_VERSION_ID;
+ s->regs[REG_DC_DC2_OUT_V_CTRL] =3D AXP209_DC_DC2_OUT_V_CTRL_RESET;
+ s->regs[REG_IRQ_BANK_1_CTRL] =3D AXP209_IRQ_BANK_1_CTRL_RESET;
+}
+
+/* Handle events from master. */
+static int axp209_event(I2CSlave *i2c, enum i2c_event event)
+{
+ AXP209I2CState *s =3D AXP209(i2c);
+
+ s->count =3D 0;
+
+ return 0;
+}
+
+/* Called when master requests read */
+static uint8_t axp209_rx(I2CSlave *i2c)
+{
+ AXP209I2CState *s =3D AXP209(i2c);
+ uint8_t ret =3D 0xff;
+
+ if (s->ptr < NR_REGS) {
+ ret =3D s->regs[s->ptr++];
+ }
+
+ trace_axp209_rx(s->ptr - 1, ret);
+
+ return ret;
+}
+
+/*
+ * Called when master sends write.
+ * Update ptr with byte 0, then perform write with second byte.
+ */
+static int axp209_tx(I2CSlave *i2c, uint8_t data)
+{
+ AXP209I2CState *s =3D AXP209(i2c);
+
+ if (s->count =3D=3D 0) {
+ /* Store register address */
+ s->ptr =3D data;
+ s->count++;
+ trace_axp209_select(data);
+ } else {
+ trace_axp209_tx(s->ptr, data);
+ if (s->ptr =3D=3D REG_DC_DC2_OUT_V_CTRL) {
+ s->regs[s->ptr++] =3D data;
+ }
+ }
+
+ return 0;
+}
+
+static const VMStateDescription vmstate_axp209 =3D {
+ .name =3D TYPE_AXP209_PMU,
+ .version_id =3D 1,
+ .fields =3D (VMStateField[]) {
+ VMSTATE_UINT8_ARRAY(regs, AXP209I2CState, NR_REGS),
+ VMSTATE_UINT8(count, AXP209I2CState),
+ VMSTATE_UINT8(ptr, AXP209I2CState),
+ VMSTATE_END_OF_LIST()
+ }
+};
+
+static void axp209_class_init(ObjectClass *oc, void *data)
+{
+ DeviceClass *dc =3D DEVICE_CLASS(oc);
+ I2CSlaveClass *isc =3D I2C_SLAVE_CLASS(oc);
+ ResettableClass *rc =3D RESETTABLE_CLASS(oc);
+
+ rc->phases.enter =3D axp209_reset_enter;
+ dc->vmsd =3D &vmstate_axp209;
+ isc->event =3D axp209_event;
+ isc->recv =3D axp209_rx;
+ isc->send =3D axp209_tx;
+}
+
+static const TypeInfo axp209_info =3D {
+ .name =3D TYPE_AXP209_PMU,
+ .parent =3D TYPE_I2C_SLAVE,
+ .instance_size =3D sizeof(AXP209I2CState),
+ .class_init =3D axp209_class_init
+};
+
+static void axp209_register_devices(void)
+{
+ type_register_static(&axp209_info);
+}
+
+type_init(axp209_register_devices);
diff --git a/MAINTAINERS b/MAINTAINERS
index 904b524896d..6982be48c63 100644
--- a/MAINTAINERS
+++ b/MAINTAINERS
@@ -577,12 +577,14 @@ ARM Machines
Allwinner-a10
M: Beniamino Galvani <b.galvani@gmail.com>
M: Peter Maydell <peter.maydell@linaro.org>
+R: Strahinja Jankovic <strahinja.p.jankovic@gmail.com>
L: qemu-arm@nongnu.org
S: Odd Fixes
F: hw/*/allwinner*
F: include/hw/*/allwinner*
F: hw/arm/cubieboard.c
F: docs/system/arm/cubieboard.rst
+F: hw/misc/axp209.c
=20
Allwinner-h3
M: Niek Linnenbank <nieklinnenbank@gmail.com>
diff --git a/hw/misc/Kconfig b/hw/misc/Kconfig
index 052fb543103..eaeddca277b 100644
--- a/hw/misc/Kconfig
+++ b/hw/misc/Kconfig
@@ -180,4 +180,8 @@ config ALLWINNER_A10_CCM
config ALLWINNER_A10_DRAMC
bool
=20
+config AXP209_PMU
+ bool
+ depends on I2C
+
source macio/Kconfig
diff --git a/hw/misc/meson.build b/hw/misc/meson.build
index 9eaa0750b50..448e14b531a 100644
--- a/hw/misc/meson.build
+++ b/hw/misc/meson.build
@@ -45,6 +45,7 @@ specific_ss.add(when: 'CONFIG_ALLWINNER_H3', if_true: fil=
es('allwinner-cpucfg.c'
softmmu_ss.add(when: 'CONFIG_ALLWINNER_H3', if_true: files('allwinner-h3-d=
ramc.c'))
softmmu_ss.add(when: 'CONFIG_ALLWINNER_H3', if_true: files('allwinner-h3-s=
ysctrl.c'))
softmmu_ss.add(when: 'CONFIG_ALLWINNER_H3', if_true: files('allwinner-sid.=
c'))
+softmmu_ss.add(when: 'CONFIG_AXP209_PMU', if_true: files('axp209.c'))
softmmu_ss.add(when: 'CONFIG_REALVIEW', if_true: files('arm_sysctl.c'))
softmmu_ss.add(when: 'CONFIG_NSERIES', if_true: files('cbus.c'))
softmmu_ss.add(when: 'CONFIG_ECCMEMCTL', if_true: files('eccmemctl.c'))
diff --git a/hw/misc/trace-events b/hw/misc/trace-events
index c18bc0605e8..c47876a9026 100644
--- a/hw/misc/trace-events
+++ b/hw/misc/trace-events
@@ -23,6 +23,11 @@ allwinner_sid_write(uint64_t offset, uint64_t data, unsi=
gned size) "offset 0x%"
avr_power_read(uint8_t value) "power_reduc read value:%u"
avr_power_write(uint8_t value) "power_reduc write value:%u"
=20
+# axp209.c
+axp209_rx(uint8_t reg, uint8_t data) "Read reg 0x%" PRIx8 " : 0x%" PRIx8
+axp209_select(uint8_t reg) "Accessing reg 0x%" PRIx8
+axp209_tx(uint8_t reg, uint8_t data) "Write reg 0x%" PRIx8 " : 0x%" PRIx8
+
# eccmemctl.c
ecc_mem_writel_mer(uint32_t val) "Write memory enable 0x%08x"
ecc_mem_writel_mdr(uint32_t val) "Write memory delay 0x%08x"
--=20
2.34.1