From nobody Mon Feb 9 16:35:10 2026 Delivered-To: importer@patchew.org Authentication-Results: mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; arc=pass (i=1 dmarc=pass fromdomain=amd.com); dmarc=pass(p=quarantine dis=none) header.from=amd.com ARC-Seal: i=2; a=rsa-sha256; t=1666419650; cv=pass; d=zohomail.com; s=zohoarc; b=gfKusHu64sLLPZvlCk3qJBGGAlLa+lpZYe3lGrJIdcbNojSBCO7DwSJZb3uC/IATevJdcsMenqeunBylqzq6+9sHCuP7TcL8bElsuWYUllJA9Nz4zz77j8VpwsTnMMkOR16LCgkkhDJ+vbyZKANZyVtbWH14Stqj9ptLN0mZEXI= ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=zohomail.com; s=zohoarc; t=1666419650; h=Content-Type:Cc:Date:From:In-Reply-To:List-Subscribe:List-Post:List-Id:List-Archive:List-Help:List-Unsubscribe:MIME-Version:Message-ID:References:Sender:Subject:To; bh=wyQjrXQwzx9PRmml3e1bRVeyqWWxQUQ8IINqBvfZkys=; b=PyCGCcPX+ghn5WAg8DA2HwjbbCuo8uoObgedykneOt3i6oTBMKKDnf4eJc8tFJ7q9o5UvSUsYE8JJ3e6MRA3bnzizN3OcXlalE6m/BLHH4zRwlQxqLu/KmgfL1W6azU7YRg04/o7V1Dr2cnuP35Vn0WVp2vDzwQRIB93/11xySw= ARC-Authentication-Results: i=2; mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; arc=pass (i=1 dmarc=pass fromdomain=amd.com); dmarc=pass header.from= (p=quarantine dis=none) Return-Path: Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) by mx.zohomail.com with SMTPS id 1666419650387936.4640094782159; Fri, 21 Oct 2022 23:20:50 -0700 (PDT) Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1om7N4-0007lg-5H; Sat, 22 Oct 2022 01:48:34 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1om7Mw-0007gf-Se for qemu-devel@nongnu.org; Sat, 22 Oct 2022 01:48:30 -0400 Received: from mail-dm6nam10on2089.outbound.protection.outlook.com ([40.107.93.89] helo=NAM10-DM6-obe.outbound.protection.outlook.com) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1om7Mr-00050y-JJ for qemu-devel@nongnu.org; Sat, 22 Oct 2022 01:48:26 -0400 Received: from BN0PR04CA0188.namprd04.prod.outlook.com (2603:10b6:408:e9::13) by DM4PR12MB5841.namprd12.prod.outlook.com (2603:10b6:8:64::13) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5723.33; Sat, 22 Oct 2022 05:48:18 +0000 Received: from BN8NAM11FT067.eop-nam11.prod.protection.outlook.com (2603:10b6:408:e9:cafe::e9) by BN0PR04CA0188.outlook.office365.com (2603:10b6:408:e9::13) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5746.23 via Frontend Transport; Sat, 22 Oct 2022 05:48:17 +0000 Received: from SATLEXMB04.amd.com (165.204.84.17) by BN8NAM11FT067.mail.protection.outlook.com (10.13.177.159) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.20.5746.16 via Frontend Transport; Sat, 22 Oct 2022 05:48:17 +0000 Received: from SATLEXMB04.amd.com (10.181.40.145) by SATLEXMB04.amd.com (10.181.40.145) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2375.31; Sat, 22 Oct 2022 00:48:17 -0500 Received: from xsjfnuv50.xilinx.com (10.180.168.240) by SATLEXMB04.amd.com (10.181.40.145) with Microsoft SMTP Server id 15.1.2375.31 via Frontend Transport; Sat, 22 Oct 2022 00:48:16 -0500 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=JKO3/HtKybLVvD/g7cptkyK55QToEt6o41YrwcRwDer14vKD2ocO8TaEwk/TL2z7FLTodDe04NoXNTUmRl8saKXldrnkpxsK32ZxEdHddCw4JGb/iwH+2f92tNSasN2m0Y/ROvW+L1DsoQVwQZ7VM0sU/Am8u1UcnhhTY4CfuioMVddeDxvfTscF7BX8rIDX2I5Ae35k08gRvgynZOA9hwDPlfRsVrqC6wn/S2RLJpqHOapegwHURFlrV+c6CtNYwboeow2pBPF68VkutjkpP7anYGyxxITM1yhenQw24mKdwSOHxMhds3lqJgYmJNEbIbZKBa0twljqoDjD97tsWQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=wyQjrXQwzx9PRmml3e1bRVeyqWWxQUQ8IINqBvfZkys=; b=Ur8MIsk5ek2Pa/2P9sUnXHZZUWehgUIACeqH9qcP2pA+owjzwESnpt+k/h/J9hW1f2yCTG71mWF33XG8877SzILr9SXT1MBuRfx0V2Ohqz/cvz/7tWsVWRnVdoNDDQG+eVtclHwXAiGAdclhoUSdc19+fLNq4GtBan1eaqBu6Wqd2ieVQP9QRvl3IoJkFSQX+fr8it3CmWWPjS2z5TDMFyfU3WNI5p5zOI/esZfmNnzIQbYJt1995GDfQj2Evei7vV1xGFg2t9zcaOTFXxi7+gEa7m5pUQQNQ/LcEtuqM8XfqjPnOL1mjl4pArgtVPHheJAdSpriQIGgZKLQOQHLfA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 165.204.84.17) smtp.rcpttodomain=nongnu.org smtp.mailfrom=amd.com; dmarc=pass (p=quarantine sp=quarantine pct=100) action=none header.from=amd.com; dkim=none (message not signed); arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amd.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=wyQjrXQwzx9PRmml3e1bRVeyqWWxQUQ8IINqBvfZkys=; b=y5SIOeNEMzpsz481l8t5v1wt6mm4QrwlFpYwzNSvUp3VwD29SId3L0vT7FF69Sjw4jVnHHN9a7nUTxVIZctMpGmO+f7/iNt9sY0AD6k9zih4Tdl1IlQg6yRk0/QxCaWoKvsyhfaSN+pHZodL6ZmGaRcnyyOLEaaanx4Yye21uEo= X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 165.204.84.17) smtp.mailfrom=amd.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=amd.com; Received-SPF: pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; envelope-from=qemu-devel-bounces+importer=patchew.org@nongnu.org; helo=lists.gnu.org; Received-SPF: Pass (protection.outlook.com: domain of amd.com designates 165.204.84.17 as permitted sender) receiver=protection.outlook.com; client-ip=165.204.84.17; helo=SATLEXMB04.amd.com; pr=C From: Vikram Garhwal To: CC: , , Vikram Garhwal , Thomas Huth , Laurent Vivier , Paolo Bonzini Subject: [QEMU][PATCH v2 4/5] tests/qtest: Introduce tests for Xilinx VERSAL CANFD controller Date: Fri, 21 Oct 2022 22:47:45 -0700 Message-ID: <20221022054746.28217-5-vikram.garhwal@amd.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20221022054746.28217-1-vikram.garhwal@amd.com> References: <20221022054746.28217-1-vikram.garhwal@amd.com> MIME-Version: 1.0 X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: BN8NAM11FT067:EE_|DM4PR12MB5841:EE_ X-MS-Office365-Filtering-Correlation-Id: ae55411e-e1ee-40ca-7ec1-08dab3f10503 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: lZD4rpliafUFHG0aFuNUA7wt/QsXznqiZXBjSJ1Yrg7DEA21tgJMgu7oE7UGBr6VTiv+Dj/h8QxCmclBxFTLeTonk14Bn8Cp8WrHCtdyNrKWlMpTds+EWr3u3Ytq7NSqDlVLL6HQ3fSM2e0TQa/gjqG9PaHPCnzPiT82PXbXGsK2+C4fq6eg4QPh7rmBS5WiehmJNqHsL0a4fnAfRGJSif2zjGEQ+DHnJpkjcR5a2s9t7AdPLENC7pv5wu5c2P4j9HLVnHafZpkwI1HqpZ3IE3dfGW5g2fFp7GhS3d+rrGUF+GxQQzJtkSDuencM2mW9Cwv5AdUs0G8jq2ATsIMRmIAVCrfINQitmb4v6WBUg3Bo4yjhkuJLJH5DqlXXFqFGrtspAwghybNpg5EYN745QWOpvlKOrIrWhZJitteMasCaMGfjoZoKSgs18htb9DJteKaMd2cYtz5DEz2yhmGQOK+xyYzUJe16ysET3l+SXhl4R+zN2DV1Q6jR+vA+M3zwSbLL47xJwLSl4imyRYP0bkZAgNgW2GvBJkqCaJ8RAAZRkaF64kH/hOn0ayrhg0pUhRwEaeh0IayNKQH1WhxwN/HaZIdcQfyzzdBz3qIV7obcGvOfVgr7wJ+wf6xMUq7CDWq25Z+HduALy6en1riM1a/i209d4bQC3pBQ6UaPMI5FUXN6wAkSm5DExsEiwt90K0n69e347yQHVoTmFTgq/iuYJsRv5yDE/+gAR/5cG6mz6qK1WrROteZS7yqQ1wmBVuAz+7XJg1Vm1f5O2qLaoJd6Xf92mnd1FtcMLQWqfhM= X-Forefront-Antispam-Report: CIP:165.204.84.17; CTRY:US; LANG:en; SCL:1; SRV:; IPV:CAL; SFV:NSPM; H:SATLEXMB04.amd.com; PTR:InfoDomainNonexistent; CAT:NONE; SFS:(13230022)(4636009)(346002)(39860400002)(136003)(396003)(376002)(451199015)(40470700004)(36840700001)(46966006)(81166007)(86362001)(83380400001)(8936002)(336012)(2906002)(26005)(82740400003)(426003)(47076005)(356005)(36756003)(2616005)(5660300002)(41300700001)(30864003)(186003)(1076003)(82310400005)(44832011)(40480700001)(36860700001)(40460700003)(6916009)(66899015)(6666004)(54906003)(316002)(4326008)(478600001)(70206006)(70586007)(8676002)(36900700001); DIR:OUT; SFP:1101; X-OriginatorOrg: amd.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 22 Oct 2022 05:48:17.8483 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: ae55411e-e1ee-40ca-7ec1-08dab3f10503 X-MS-Exchange-CrossTenant-Id: 3dd8961f-e488-4e60-8e11-a82d994e183d X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=3dd8961f-e488-4e60-8e11-a82d994e183d; Ip=[165.204.84.17]; Helo=[SATLEXMB04.amd.com] X-MS-Exchange-CrossTenant-AuthSource: BN8NAM11FT067.eop-nam11.prod.protection.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: DM4PR12MB5841 Received-SPF: permerror client-ip=40.107.93.89; envelope-from=vikram.garhwal@amd.com; helo=NAM10-DM6-obe.outbound.protection.outlook.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, RCVD_IN_MSPIKE_H2=-0.001, SPF_HELO_PASS=-0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "Qemu-devel" Errors-To: qemu-devel-bounces+importer=patchew.org@nongnu.org X-ZohoMail-DKIM: pass (identity @amd.com) X-ZM-MESSAGEID: 1666419653021100003 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" The QTests perform three tests on the Xilinx VERSAL CANFD controller: Tests the CANFD controllers in loopback. Tests the CANFD controllers in normal mode with CAN frame. Tests the CANFD controllers in normal mode with CANFD frame. Signed-off-by: Vikram Garhwal Acked-by: Thomas Huth Reviewed-by: Francisco Iglesias --- tests/qtest/meson.build | 1 + tests/qtest/xlnx-canfd-test.c | 422 ++++++++++++++++++++++++++++++++++ 2 files changed, 423 insertions(+) create mode 100644 tests/qtest/xlnx-canfd-test.c diff --git a/tests/qtest/meson.build b/tests/qtest/meson.build index c07a5b1a5f..9486ebee24 100644 --- a/tests/qtest/meson.build +++ b/tests/qtest/meson.build @@ -213,6 +213,7 @@ qtests_aarch64 =3D \ (config_all_devices.has_key('CONFIG_TPM_TIS_SYSBUS') ? ['tpm-tis-device-= test'] : []) + \ (config_all_devices.has_key('CONFIG_TPM_TIS_SYSBUS') ? ['tpm-tis-device-= swtpm-test'] : []) + \ (config_all_devices.has_key('CONFIG_XLNX_ZYNQMP_ARM') ? ['xlnx-can-test'= , 'fuzz-xlnx-dp-test'] : []) + \ + (config_all_devices.has_key('CONFIG_XLNX_VERSAL') ? ['xlnx-canfd-test'] = : []) + \ ['arm-cpu-features', 'numa-test', 'boot-serial-test', diff --git a/tests/qtest/xlnx-canfd-test.c b/tests/qtest/xlnx-canfd-test.c new file mode 100644 index 0000000000..d0e3e43b78 --- /dev/null +++ b/tests/qtest/xlnx-canfd-test.c @@ -0,0 +1,422 @@ +/* SPDX-License-Identifier: MIT + * + * QTests for the Xilinx Versal CANFD controller. + * + * Copyright (c) 2022 AMD Inc. + * + * Written-by: Vikram Garhwal + * + * Permission is hereby granted, free of charge, to any person obtaining a= copy + * of this software and associated documentation files (the "Software"), t= o deal + * in the Software without restriction, including without limitation the r= ights + * to use, copy, modify, merge, publish, distribute, sublicense, and/or se= ll + * copies of the Software, and to permit persons to whom the Software is + * furnished to do so, subject to the following conditions: + * + * The above copyright notice and this permission notice shall be included= in + * all copies or substantial portions of the Software. + * + * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS= OR + * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, + * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL + * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OT= HER + * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING= FROM, + * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS = IN + * THE SOFTWARE. + */ + +#include "qemu/osdep.h" +#include "libqtest.h" + +/* Base address. */ +#define CANFD0_BASE_ADDR 0xFF060000 +#define CANFD1_BASE_ADDR 0xFF070000 + +/* Register addresses. */ +#define R_SRR_OFFSET 0x00 +#define R_MSR_OFFSET 0x04 +#define R_FILTER_CONTROL_REGISTER 0xe0 +#define R_SR_OFFSET 0x18 +#define R_ISR_OFFSET 0x1C +#define R_IER_OFFSET 0x20 +#define R_ICR_OFFSET 0x24 +#define R_TX_READY_REQ_REGISTER 0x90 +#define RX_FIFO_STATUS_REGISTER 0xE8 +#define R_TXID_OFFSET 0x100 +#define R_TXDLC_OFFSET 0x104 +#define R_TXDATA1_OFFSET 0x108 +#define R_TXDATA2_OFFSET 0x10C +#define R_AFMR_REGISTER0 0xa00 +#define R_AFIR_REGISTER0 0xa04 +#define R_RX0_ID_OFFSET 0x2100 +#define R_RX0_DLC_OFFSET 0x2104 +#define R_RX0_DATA1_OFFSET 0x2108 +#define R_RX0_DATA2_OFFSET 0x210C + +/* CANFD modes. */ +#define SRR_CONFIG_MODE 0x00 +#define MSR_NORMAL_MODE 0x00 +#define MSR_LOOPBACK_MODE (1 << 1) +#define ENABLE_CANFD (1 << 1) + +/* CANFD status. */ +#define STATUS_CONFIG_MODE (1 << 0) +#define STATUS_NORMAL_MODE (1 << 3) +#define STATUS_LOOPBACK_MODE (1 << 1) +#define ISR_TXOK (1 << 1) +#define ISR_RXOK (1 << 4) + +#define ENABLE_ALL_FILTERS 0xFFFFFFFF +#define ENABLE_ALL_INTERRUPTS 0xFFFFFFFF + +/* We are sending one canfd message. */ +#define TX_READY_REG_VAL 0x1 + +#define FIRST_RX_STORE_INDEX 0x1 +#define STATUS_REG_MASK 0xF +#define DLC_FD_BIT_SHIFT 0x1B +#define DLC_FD_BIT_MASK 0xF8000000 +#define FIFO_STATUS_READ_INDEX_MASK 0x3F +#define FIFO_STATUS_FILL_LEVEL_MASK 0x7F00 +#define FILL_LEVEL_SHIFT 0x8 + +/* CANFD frame size ID, DLC and 16 DATA word. */ +#define CANFD_FRAME_SIZE 18 +/* CAN frame size ID, DLC and 2 DATA word. */ +#define CAN_FRAME_SIZE 4 + +/* Set the filters for CANFD controller. */ +static void enable_filters(QTestState *qts) +{ + const uint32_t arr_afmr[32] =3D { 0xb423deaa, 0xa2a40bdc, 0x1b64f486, + 0x95c0d4ee, 0xe0c44528, 0x4b407904, + 0xd2673f46, 0x9fc638d6, 0x8844f3d8, + 0xa607d1e8, 0x67871bf4, 0xc2557dc, + 0x9ea5b53e, 0x3643c0cc, 0x5a05ea8e, + 0x83a46d84, 0x4a25c2b8, 0x93a66008, + 0x2e467470, 0xedc66118, 0x9086f9f2, + 0xfa23dd36, 0xb6654b90, 0xb221b8ca, + 0x3467d1e2, 0xa3a55542, 0x5b26a012, + 0x2281ea7e, 0xcea0ece8, 0xdc61e588, + 0x2e5676a, 0x16821320 }; + + const uint32_t arr_afir[32] =3D { 0xa833dfa1, 0x255a477e, 0x3a4bb1c5, + 0x8f560a6c, 0x27f38903, 0x2fecec4d, + 0xa014c66d, 0xec289b8, 0x7e52dead, + 0x82e94f3c, 0xcf3e3c5c, 0x66059871, + 0x3f213df4, 0x25ac3959, 0xa12e9bef, + 0xa3ad3af, 0xbafd7fe, 0xb3cb40fd, + 0x5d9caa81, 0x2ed61902, 0x7cd64a0, + 0x4b1fa538, 0x9b5ced8c, 0x150de059, + 0xd2794227, 0x635e820a, 0xbb6b02cf, + 0xbb58176, 0x570025bb, 0xa78d9658, + 0x49d735df, 0xe5399d2f }; + + /* Passing the respective array values to all the AFMR and AFIR pairs.= */ + for (int i =3D 0; i < 32; i++) { + /* For CANFD0. */ + qtest_writel(qts, CANFD0_BASE_ADDR + R_AFMR_REGISTER0 + 8 * i, + arr_afmr[i]); + qtest_writel(qts, CANFD0_BASE_ADDR + R_AFIR_REGISTER0 + 8 * i, + arr_afir[i]); + + /* For CANFD1. */ + qtest_writel(qts, CANFD1_BASE_ADDR + R_AFMR_REGISTER0 + 8 * i, + arr_afmr[i]); + qtest_writel(qts, CANFD1_BASE_ADDR + R_AFIR_REGISTER0 + 8 * i, + arr_afir[i]); + } + + /* Enable all the pairs from AFR register. */ + qtest_writel(qts, CANFD0_BASE_ADDR + R_FILTER_CONTROL_REGISTER, + ENABLE_ALL_FILTERS); + qtest_writel(qts, CANFD1_BASE_ADDR + R_FILTER_CONTROL_REGISTER, + ENABLE_ALL_FILTERS); +} + +static void configure_canfd(QTestState *qts, uint8_t mode) +{ + uint32_t status =3D 0; + + /* Put CANFD0 and CANFD1 in config mode. */ + qtest_writel(qts, CANFD0_BASE_ADDR + R_SRR_OFFSET, SRR_CONFIG_MODE); + qtest_writel(qts, CANFD1_BASE_ADDR + R_SRR_OFFSET, SRR_CONFIG_MODE); + + /* Write mode of operation in Mode select register. */ + qtest_writel(qts, CANFD0_BASE_ADDR + R_MSR_OFFSET, mode); + qtest_writel(qts, CANFD1_BASE_ADDR + R_MSR_OFFSET, mode); + + enable_filters(qts); + + /* Check here if CANFD0 and CANFD1 are in config mode. */ + status =3D qtest_readl(qts, CANFD0_BASE_ADDR + R_SR_OFFSET); + status =3D status & STATUS_REG_MASK; + g_assert_cmpint(status, =3D=3D, STATUS_CONFIG_MODE); + + status =3D qtest_readl(qts, CANFD1_BASE_ADDR + R_SR_OFFSET); + status =3D status & STATUS_REG_MASK; + g_assert_cmpint(status, =3D=3D, STATUS_CONFIG_MODE); + + qtest_writel(qts, CANFD1_BASE_ADDR + R_IER_OFFSET, ENABLE_ALL_INTERRUP= TS); + qtest_writel(qts, CANFD1_BASE_ADDR + R_IER_OFFSET, ENABLE_ALL_INTERRUP= TS); + + qtest_writel(qts, CANFD0_BASE_ADDR + R_SRR_OFFSET, ENABLE_CANFD); + qtest_writel(qts, CANFD1_BASE_ADDR + R_SRR_OFFSET, ENABLE_CANFD); +} + +static void generate_random_data(uint32_t *buf_tx, bool is_canfd_frame) +{ + /* Generate random TX data for CANFD frame. */ + if (is_canfd_frame) { + for (int i =3D 0; i < CANFD_FRAME_SIZE - 2; i++) { + buf_tx[2 + i] =3D rand(); + } + } else { + /* Generate random TX data for CAN frame. */ + for (int i =3D 0; i < CAN_FRAME_SIZE - 2; i++) { + buf_tx[2 + i] =3D rand(); + } + } +} + +static void read_data(QTestState *qts, uint64_t can_base_addr, uint32_t *b= uf_rx) +{ + uint32_t int_status; + uint32_t fifo_status_reg_value; + /* At which RX FIFO the received data is stored. */ + uint8_t store_ind =3D 0; + bool is_canfd_frame =3D false; + + /* Read the interrupt on CANFD rx. */ + int_status =3D qtest_readl(qts, can_base_addr + R_ISR_OFFSET) & ISR_RX= OK; + + g_assert_cmpint(int_status, =3D=3D, ISR_RXOK); + + /* Find the fill level and read index. */ + fifo_status_reg_value =3D qtest_readl(qts, can_base_addr + + RX_FIFO_STATUS_REGISTER); + + store_ind =3D (fifo_status_reg_value & FIFO_STATUS_READ_INDEX_MASK) + + ((fifo_status_reg_value & FIFO_STATUS_FILL_LEVEL_MASK) >> + FILL_LEVEL_SHIFT); + + g_assert_cmpint(store_ind, =3D=3D, FIRST_RX_STORE_INDEX); + + /* Read the RX register data for CANFD. */ + buf_rx[0] =3D qtest_readl(qts, can_base_addr + R_RX0_ID_OFFSET); + buf_rx[1] =3D qtest_readl(qts, can_base_addr + R_RX0_DLC_OFFSET); + + is_canfd_frame =3D (buf_rx[1] >> DLC_FD_BIT_SHIFT) & 1; + + if (is_canfd_frame) { + for (int i =3D 0; i < CANFD_FRAME_SIZE - 2; i++) { + buf_rx[i + 2] =3D qtest_readl(qts, + can_base_addr + R_RX0_DATA1_OFFSET + 4= * i); + } + } else { + buf_rx[2] =3D qtest_readl(qts, can_base_addr + R_RX0_DATA1_OFFSET); + buf_rx[3] =3D qtest_readl(qts, can_base_addr + R_RX0_DATA2_OFFSET); + } + + /* Clear the RX interrupt. */ + qtest_writel(qts, CANFD1_BASE_ADDR + R_ICR_OFFSET, ISR_RXOK); +} + +static void write_data(QTestState *qts, uint64_t can_base_addr, + const uint32_t *buf_tx, bool is_canfd_frame) +{ + /* Write the TX register data for CANFD. */ + qtest_writel(qts, can_base_addr + R_TXID_OFFSET, buf_tx[0]); + qtest_writel(qts, can_base_addr + R_TXDLC_OFFSET, buf_tx[1]); + + if (is_canfd_frame) { + for (int i =3D 0; i < CANFD_FRAME_SIZE - 2; i++) { + qtest_writel(qts, can_base_addr + R_TXDATA1_OFFSET + 4 * i, + buf_tx[2 + i]); + } + } else { + qtest_writel(qts, can_base_addr + R_TXDATA1_OFFSET, buf_tx[2]); + qtest_writel(qts, can_base_addr + R_TXDATA2_OFFSET, buf_tx[3]); + } +} + +static void send_data(QTestState *qts, uint64_t can_base_addr) +{ + uint32_t int_status; + + qtest_writel(qts, can_base_addr + R_TX_READY_REQ_REGISTER, + TX_READY_REG_VAL); + + /* Read the interrupt on CANFD for tx. */ + int_status =3D qtest_readl(qts, can_base_addr + R_ISR_OFFSET) & ISR_TX= OK; + + g_assert_cmpint(int_status, =3D=3D, ISR_TXOK); + + /* Clear the interrupt for tx. */ + qtest_writel(qts, CANFD0_BASE_ADDR + R_ICR_OFFSET, ISR_TXOK); +} + +static void match_rx_tx_data(const uint32_t *buf_tx, const uint32_t *buf_r= x, + bool is_canfd_frame) +{ + uint16_t size =3D 0; + uint8_t len =3D CAN_FRAME_SIZE; + + if (is_canfd_frame) { + len =3D CANFD_FRAME_SIZE; + } + + while (size < len) { + if (R_RX0_ID_OFFSET + 4 * size =3D=3D R_RX0_DLC_OFFSET) { + g_assert_cmpint((buf_rx[size] & DLC_FD_BIT_MASK), =3D=3D, + (buf_tx[size] & DLC_FD_BIT_MASK)); + } else { + if (!is_canfd_frame && size =3D=3D 4) { + break; + } + + g_assert_cmpint(buf_rx[size], =3D=3D, buf_tx[size]); + } + + size++; + } +} +/* + * Xilinx CANFD supports both CAN and CANFD frames. This test will be + * transferring CAN frame i.e. 8 bytes of data from CANFD0 and CANFD1 thro= ugh + * canbus. CANFD0 initiate the data transfer to can-bus, CANFD1 receives t= he + * data. Test compares the can frame data sent from CANFD0 and received on + * CANFD1. + */ +static void test_can_data_transfer(void) +{ + uint32_t buf_tx[CAN_FRAME_SIZE] =3D { 0x5a5bb9a4, 0x80000000, + 0x12345678, 0x87654321 }; + uint32_t buf_rx[CAN_FRAME_SIZE] =3D { 0x00, 0x00, 0x00, 0x00 }; + uint32_t status =3D 0; + + generate_random_data(buf_tx, false); + + QTestState *qts =3D qtest_init("-machine xlnx-versal-virt" + " -object can-bus,id=3Dcanbus" + " -machine canbus0=3Dcanbus" + " -machine canbus1=3Dcanbus" + ); + + configure_canfd(qts, MSR_NORMAL_MODE); + + /* Check if CANFD0 and CANFD1 are in Normal mode. */ + status =3D qtest_readl(qts, CANFD0_BASE_ADDR + R_SR_OFFSET); + status =3D status & STATUS_REG_MASK; + g_assert_cmpint(status, =3D=3D, STATUS_NORMAL_MODE); + + status =3D qtest_readl(qts, CANFD1_BASE_ADDR + R_SR_OFFSET); + status =3D status & STATUS_REG_MASK; + g_assert_cmpint(status, =3D=3D, STATUS_NORMAL_MODE); + + write_data(qts, CANFD0_BASE_ADDR, buf_tx, false); + + send_data(qts, CANFD0_BASE_ADDR); + read_data(qts, CANFD1_BASE_ADDR, buf_rx); + match_rx_tx_data(buf_tx, buf_rx, false); + + qtest_quit(qts); +} + +/* + * This test will be transferring CANFD frame i.e. 64 bytes of data from C= ANFD0 + * and CANFD1 through canbus. CANFD0 initiate the data transfer to can-bus, + * CANFD1 receives the data. Test compares the CANFD frame data sent from = CANFD0 + * with received on CANFD1. + */ +static void test_canfd_data_transfer(void) +{ + uint32_t buf_tx[CANFD_FRAME_SIZE] =3D { 0x5a5bb9a4, 0xF8000000 }; + uint32_t buf_rx[CANFD_FRAME_SIZE] =3D { 0x00, 0x00, 0x00, 0x00 }; + uint32_t status =3D 0; + + generate_random_data(buf_tx, true); + + QTestState *qts =3D qtest_init("-machine xlnx-versal-virt" + " -object can-bus,id=3Dcanbus" + " -machine canbus0=3Dcanbus" + " -machine canbus1=3Dcanbus" + ); + + configure_canfd(qts, MSR_NORMAL_MODE); + + /* Check if CANFD0 and CANFD1 are in Normal mode. */ + status =3D qtest_readl(qts, CANFD0_BASE_ADDR + R_SR_OFFSET); + status =3D status & STATUS_REG_MASK; + g_assert_cmpint(status, =3D=3D, STATUS_NORMAL_MODE); + + status =3D qtest_readl(qts, CANFD1_BASE_ADDR + R_SR_OFFSET); + status =3D status & STATUS_REG_MASK; + g_assert_cmpint(status, =3D=3D, STATUS_NORMAL_MODE); + + write_data(qts, CANFD0_BASE_ADDR, buf_tx, true); + + send_data(qts, CANFD0_BASE_ADDR); + read_data(qts, CANFD1_BASE_ADDR, buf_rx); + match_rx_tx_data(buf_tx, buf_rx, true); + + qtest_quit(qts); +} + +/* + * This test is performing loopback mode on CANFD0 and CANFD1. Data sent f= rom + * TX of each CANFD0 and CANFD1 are compared with RX register data for + * respective CANFD Controller. + */ +static void test_can_loopback(void) +{ + uint32_t buf_tx[CANFD_FRAME_SIZE] =3D { 0x5a5bb9a4, 0xF8000000 }; + uint32_t buf_rx[CANFD_FRAME_SIZE] =3D { 0x00, 0x00, 0x00, 0x00 }; + uint32_t status =3D 0; + + generate_random_data(buf_tx, true); + + QTestState *qts =3D qtest_init("-machine xlnx-versal-virt" + " -object can-bus,id=3Dcanbus" + " -machine canbus0=3Dcanbus" + " -machine canbus1=3Dcanbus" + ); + + configure_canfd(qts, MSR_LOOPBACK_MODE); + + /* Check if CANFD0 and CANFD1 are set in correct loopback mode. */ + status =3D qtest_readl(qts, CANFD0_BASE_ADDR + R_SR_OFFSET); + status =3D status & STATUS_REG_MASK; + g_assert_cmpint(status, =3D=3D, STATUS_LOOPBACK_MODE); + + status =3D qtest_readl(qts, CANFD1_BASE_ADDR + R_SR_OFFSET); + status =3D status & STATUS_REG_MASK; + g_assert_cmpint(status, =3D=3D, STATUS_LOOPBACK_MODE); + + write_data(qts, CANFD0_BASE_ADDR, buf_tx, true); + + send_data(qts, CANFD0_BASE_ADDR); + read_data(qts, CANFD0_BASE_ADDR, buf_rx); + match_rx_tx_data(buf_tx, buf_rx, true); + + generate_random_data(buf_tx, true); + + write_data(qts, CANFD1_BASE_ADDR, buf_tx, true); + + send_data(qts, CANFD1_BASE_ADDR); + read_data(qts, CANFD1_BASE_ADDR, buf_rx); + match_rx_tx_data(buf_tx, buf_rx, true); + + qtest_quit(qts); +} + +int main(int argc, char **argv) +{ + g_test_init(&argc, &argv, NULL); + + qtest_add_func("/net/canfd/can_data_transfer", test_can_data_transfer); + qtest_add_func("/net/canfd/canfd_data_transfer", test_canfd_data_trans= fer); + qtest_add_func("/net/canfd/can_loopback", test_can_loopback); + + return g_test_run(); +} --=20 2.17.1