From nobody Sun Feb 8 14:52:35 2026 Delivered-To: importer@patchew.org Authentication-Results: mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=pass(p=none dis=none) header.from=gmail.com ARC-Seal: i=1; a=rsa-sha256; t=1646661023; cv=none; d=zohomail.com; s=zohoarc; b=JXu68fUDEA6cy3fxrGNjkYhoG6/uP/Dl+DBoWyCEIkIL7eAuWM1cISfTRwe484HsEWjDgrOF5TLlm1Q9MKw+5b5xsKJLMLZofl5eakoxfYnBvHfre2egE3PRIJ+O523humUldeDBlrQvgZbdiSbXMybypmE+749ooqB1cZQMIzI= ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=zohomail.com; s=zohoarc; t=1646661023; h=Content-Type:Content-Transfer-Encoding:Cc:Date:From:In-Reply-To:List-Subscribe:List-Post:List-Id:List-Archive:List-Help:List-Unsubscribe:MIME-Version:Message-ID:References:Sender:Subject:To; bh=BGq1NvCPKkPo6oZnX28wU6tvhaY2hUXR54Kp2JjpCz4=; b=FvxTWc0ppoP7XCPt+3cG0zuqWGXFXBMyNHML0dRckd2Cpkxzma5ERYOxu5pEux5I8bydlOoAQzpPJ97kWLTAeEwGJCimk0AQr6uxiADQhQ3D1FqHkg+UWo/WnvuY0EtPjLWWtroqfy5Gr1XE9pDLCIHrfPqpGOuIBx8WO9Z4OrU= ARC-Authentication-Results: i=1; mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=pass header.from= (p=none dis=none) Return-Path: Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) by mx.zohomail.com with SMTPS id 1646661023636349.67897777557084; Mon, 7 Mar 2022 05:50:23 -0800 (PST) Received: from localhost ([::1]:53940 helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1nRDkk-0003Yj-CL for importer@patchew.org; Mon, 07 Mar 2022 08:50:22 -0500 Received: from eggs.gnu.org ([209.51.188.92]:58686) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1nRDfS-0005fX-5B for qemu-devel@nongnu.org; Mon, 07 Mar 2022 08:44:55 -0500 Received: from [2607:f8b0:4864:20::102f] (port=51042 helo=mail-pj1-x102f.google.com) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1nRDfQ-0006vk-Kh for qemu-devel@nongnu.org; Mon, 07 Mar 2022 08:44:53 -0500 Received: by mail-pj1-x102f.google.com with SMTP id m22so13573812pja.0 for ; Mon, 07 Mar 2022 05:44:52 -0800 (PST) Received: from localhost.localdomain ([185.126.107.38]) by smtp.gmail.com with ESMTPSA id z23-20020a056a001d9700b004f6d2974269sm8601820pfw.113.2022.03.07.05.44.49 (version=TLS1_3 cipher=TLS_CHACHA20_POLY1305_SHA256 bits=256/256); Mon, 07 Mar 2022 05:44:50 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20210112; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=BGq1NvCPKkPo6oZnX28wU6tvhaY2hUXR54Kp2JjpCz4=; b=CD3P7NRZMK1ZfZp7nReIhBhlCFWzJH2ARnGh6kDBJJbp3Lz4a2M4iTKNEXJv+N2d87 SEH3nNX1QTicxmHeNmBBIKy8aVR8IUVA/PIzFEP4w7jpicIIXo1YT7mN5M4KRZwDPVMY 7DOPCz3JPvWb8+R2MGJuI5SewXEzGC9uQeI8MhTk7NYRESUJQS+suLtKBF0mLg06jF2A jto/1Lp0s/Vp12U9CSrxfvWN4F41mmaJSzIfOWybPnN0OyVjIzIjFk0QkJbVuevPYaJo 0EdavO8PY28+SaO5eCQ3El95YW/F466PT+tYX8TT7/8oLzN4IT4sbKdpWUqAPo2jH1zG ONqw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=BGq1NvCPKkPo6oZnX28wU6tvhaY2hUXR54Kp2JjpCz4=; b=Ts5Oou+irRfzB0UNOXKjh1WMywy1y86T3cTlf6OJzIVbcDQmS845Qchq/dxmoMCkUF TdIRkqdQ745PnLGrc0a1vsGU8rs/mS0MEsqWo9MDD8fxIkFEwx68Ft1KiHRGMsGA80sk 46W/g46U/fl5boqllTbE222O9FQzlPDJ07zBQnjWqTdcsua3LpfG8vkDVZNKRhXcU3+T qLibIBYJz+ObKlDfKBf49RUiV1s+AmyJENNw2jiPd0SqyE0CkdkN4QnJRvbXMtHFp88/ LHj37aCQZIFx+/jK5Rx6NouhW0e6jl28vzxNcxuawsliuT+zx/nqXZiHHJMyP02/Ycg6 hhMg== X-Gm-Message-State: AOAM5325MctxlNd54ySdGfA1CDp2rRcijHOVaUcoeXd/unB6Wx4u97Qh oJs8kGnf3IlvHTT3Aef3psU= X-Google-Smtp-Source: ABdhPJw31ojzcZaOIkJ+pD9iQa2YbRUusqso8yRqQCesHl6xTBkSHXGbspSfBVqrJ93W7xYG2iwN6w== X-Received: by 2002:a17:902:ea07:b0:151:d3d1:e436 with SMTP id s7-20020a170902ea0700b00151d3d1e436mr10345474plg.149.1646660691365; Mon, 07 Mar 2022 05:44:51 -0800 (PST) From: =?UTF-8?q?Philippe=20Mathieu-Daud=C3=A9?= To: Bernhard Beschow , qemu-devel@nongnu.org Subject: [PATCH 06/13] hw/isa/piix4: Replace some magic IRQ constants Date: Mon, 7 Mar 2022 14:43:46 +0100 Message-Id: <20220307134353.1950-7-philippe.mathieu.daude@gmail.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20220307134353.1950-1-philippe.mathieu.daude@gmail.com> References: <20220307134353.1950-1-philippe.mathieu.daude@gmail.com> MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable X-Host-Lookup-Failed: Reverse DNS lookup failed for 2607:f8b0:4864:20::102f (failed) Received-SPF: pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; envelope-from=qemu-devel-bounces+importer=patchew.org@nongnu.org; helo=lists.gnu.org; Received-SPF: pass client-ip=2607:f8b0:4864:20::102f; envelope-from=philippe.mathieu.daude@gmail.com; helo=mail-pj1-x102f.google.com X-Spam_score_int: -6 X-Spam_score: -0.7 X-Spam_bar: / X-Spam_report: (-0.7 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, FREEMAIL_FROM=0.001, PDS_HP_HELO_NORDNS=0.659, RCVD_IN_DNSWL_NONE=-0.0001, RDNS_NONE=0.793, SPF_HELO_NONE=0.001, SPF_PASS=-0.001, T_SCC_BODY_TEXT_LINE=-0.01 autolearn=no autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: =?UTF-8?q?Philippe=20Mathieu-Daud=C3=A9?= , "Michael S . Tsirkin" Errors-To: qemu-devel-bounces+importer=patchew.org@nongnu.org Sender: "Qemu-devel" X-ZohoMail-DKIM: pass (identity @gmail.com) X-ZM-MESSAGEID: 1646661025718100001 From: Bernhard Beschow This is a follow-up on patch "malta: Move PCI interrupt handling from gt64xxx_pci to piix4". gt64xxx_pci used magic constants, and probably didn't want to use piix4-specific constants. Now that the interrupt handing resides in piix4, its constants can be used. Signed-off-by: Bernhard Beschow Reviewed-by: Philippe Mathieu-Daud=C3=A9 Acked-by: Michael S. Tsirkin Message-Id: <20220217101924.15347-7-shentey@gmail.com> Signed-off-by: Philippe Mathieu-Daud=C3=A9 Reviewed-by: Richard Henderson --- hw/isa/piix4.c | 6 +++--- 1 file changed, 3 insertions(+), 3 deletions(-) diff --git a/hw/isa/piix4.c b/hw/isa/piix4.c index 2e9b5ccada..f876c71750 100644 --- a/hw/isa/piix4.c +++ b/hw/isa/piix4.c @@ -61,10 +61,10 @@ static void piix4_set_irq(void *opaque, int irq_num, in= t level) /* now we change the pic irq level according to the piix irq mappings = */ /* XXX: optimize */ pic_irq =3D s->dev.config[PIIX_PIRQCA + irq_num]; - if (pic_irq < 16) { + if (pic_irq < ISA_NUM_IRQS) { /* The pic level is the logical OR of all the PCI irqs mapped to i= t. */ pic_level =3D 0; - for (i =3D 0; i < 4; i++) { + for (i =3D 0; i < PIIX_NUM_PIRQS; i++) { if (pic_irq =3D=3D s->dev.config[PIIX_PIRQCA + i]) { pic_level |=3D pci_bus_get_irq_level(bus, i); } @@ -315,7 +315,7 @@ DeviceState *piix4_create(PCIBus *pci_bus, ISABus **isa= _bus, I2CBus **smbus) NULL, 0, NULL); } =20 - pci_bus_irqs(pci_bus, piix4_set_irq, pci_slot_get_pirq, s, 4); + pci_bus_irqs(pci_bus, piix4_set_irq, pci_slot_get_pirq, s, PIIX_NUM_PI= RQS); =20 return dev; } --=20 2.34.1