From nobody Wed Jul 3 23:19:32 2024 Delivered-To: importer@patchew.org Authentication-Results: mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=pass(p=none dis=none) header.from=linaro.org ARC-Seal: i=1; a=rsa-sha256; t=1629314926; cv=none; d=zohomail.com; s=zohoarc; b=IlLSnyh61LBpTywIZEieh6uEz9RrMBznQ5nqpnc1Ccm0rfB8cZPPvlBihlXevx+bFg0qd5x6/odM13WQpT20DixOrGG55kNTB1uHhf2nT39O3NxKDb3d3Alj3AX/DHIJ60kf5sLOVQWfqbHjXsdfPyHLmQ/porzuvTyvZ/NptZg= ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=zohomail.com; s=zohoarc; t=1629314926; h=Content-Transfer-Encoding:Cc:Date:From:In-Reply-To:List-Subscribe:List-Post:List-Id:List-Archive:List-Help:List-Unsubscribe:MIME-Version:Message-ID:References:Sender:Subject:To; bh=0avjQz61O1UDh0ow8DTJdexDEoV0wTRc6gRwV1FVBek=; b=FznXJcDG+GRWfs8Pqqsn/6EThioNiqsAuQESuOCgpkR7OIQCubxKQiW8H2SR9e43FFICFeNbct3AGS+NuaXOY+ykPqzqKKFQD/F58AqfOAQadCltBSyQCCo7YQSWLdtEuPHtfvfVeBBHiH/OVre20iNjLXjJAGf87llFZbO+i04= ARC-Authentication-Results: i=1; mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=pass header.from= (p=none dis=none) Return-Path: Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) by mx.zohomail.com with SMTPS id 1629314926224126.7752349110225; Wed, 18 Aug 2021 12:28:46 -0700 (PDT) Received: from localhost ([::1]:36418 helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1mGREz-0003GR-24 for importer@patchew.org; Wed, 18 Aug 2021 15:28:45 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]:57674) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1mGR64-00008U-O1 for qemu-devel@nongnu.org; Wed, 18 Aug 2021 15:19:36 -0400 Received: from mail-pg1-x52b.google.com ([2607:f8b0:4864:20::52b]:36370) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1mGR63-0008Kf-1e for qemu-devel@nongnu.org; Wed, 18 Aug 2021 15:19:32 -0400 Received: by mail-pg1-x52b.google.com with SMTP id t1so3313359pgv.3 for ; Wed, 18 Aug 2021 12:19:30 -0700 (PDT) Received: from localhost.localdomain ([173.197.107.15]) by smtp.gmail.com with ESMTPSA id a6sm524108pjs.40.2021.08.18.12.19.28 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 18 Aug 2021 12:19:29 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=0avjQz61O1UDh0ow8DTJdexDEoV0wTRc6gRwV1FVBek=; b=KENAhzqnKIrW1uY88AFSkSmb0IywCursdU4LThiawfiTnTVrEF+JK0Ac6Lf1lK4E+N g5kN5CyRvscP+Ljel8oAcMUS08hX7JGXcW1Y5cs/KJAW276W+jURVysQ4ytP1WnDgCO0 I/Mg1ZT1PCbpdu0cRAeLxzF/XtfMFHTWUFFl2aIlMTKfimTGCOQPOUHxnTc0OTb2QS9X O8pgiPr/HegA4yz3xiRIAyLWSNZ5Z8ogvXBf97C69otPP+MnbHa8pWb6pQQYbzwqsX7t ZIyKeNP/6CMChlxQ3NJwGSWS23uDXvWNkh+UYMp81wU0EbcAJE1WVbZSheoeREHJYHzZ ySmg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=0avjQz61O1UDh0ow8DTJdexDEoV0wTRc6gRwV1FVBek=; b=qbQqTZ7CFZtS4DlF7qEZphLZJxUwb+Ueu9d3t0CnxMKvK7YRHae9XoHlQtcMdn4G0w LxH7YJk27xA+9GafD30cT9HhEhX3dVbmidqAC5MgyAyEzCGv30TCi3gAgbRv2uzRutt7 qPdmoVjJKBZZ+Sgyn5IvMygMzPVdmF4VrwPjVvuQPZrgrAV7b7N3h60YKfGi/LyFg1ny cV94xrirL1jcqgBYh5o269s8Z2IccC9K1ydT/lzOsm7NcBZFY1bGcf87uXl7crHcO09V O1aFFJUQMj8LvHVsSEhe/CSj0Bf2zZ8SoNhbPmy3Kfjm/IAI7Oe/wrwm/IGY4EEJlVfL Eksw== X-Gm-Message-State: AOAM533gs6A+X/gw7vZaJfL0G8Tz3pNU7Z4Yw8ji0LeZvKyqaUHB6ASt 4emQptOEls3ynCZ7xKilM/2MoVcfFDroLA== X-Google-Smtp-Source: ABdhPJwkJK+NZqBTFaj61piqbr4BKnnHEoJOU9tBtu2bIo/nZCI1XqXiDei/JLTGTv6JftCpQNpKAg== X-Received: by 2002:a63:f30c:: with SMTP id l12mr10261240pgh.360.1629314369755; Wed, 18 Aug 2021 12:19:29 -0700 (PDT) From: Richard Henderson To: qemu-devel@nongnu.org Subject: [PATCH v3 05/66] target/arm: Implement do_unaligned_access for user-only Date: Wed, 18 Aug 2021 09:18:19 -1000 Message-Id: <20210818191920.390759-6-richard.henderson@linaro.org> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20210818191920.390759-1-richard.henderson@linaro.org> References: <20210818191920.390759-1-richard.henderson@linaro.org> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Received-SPF: pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; envelope-from=qemu-devel-bounces+importer=patchew.org@nongnu.org; helo=lists.gnu.org; Received-SPF: pass client-ip=2607:f8b0:4864:20::52b; envelope-from=richard.henderson@linaro.org; helo=mail-pg1-x52b.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.23 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: Peter Maydell Errors-To: qemu-devel-bounces+importer=patchew.org@nongnu.org Sender: "Qemu-devel" X-ZohoMail-DKIM: pass (identity @linaro.org) X-ZM-MESSAGEID: 1629314926832100001 Content-Type: text/plain; charset="utf-8" Reviewed-by: Peter Maydell Signed-off-by: Richard Henderson --- linux-user/aarch64/cpu_loop.c | 4 ++++ linux-user/arm/cpu_loop.c | 43 +++++++++++++++++++++++++++-------- target/arm/cpu.c | 2 +- target/arm/cpu_tcg.c | 2 +- 4 files changed, 40 insertions(+), 11 deletions(-) diff --git a/linux-user/aarch64/cpu_loop.c b/linux-user/aarch64/cpu_loop.c index ee72a1c20f..998831f87f 100644 --- a/linux-user/aarch64/cpu_loop.c +++ b/linux-user/aarch64/cpu_loop.c @@ -137,6 +137,10 @@ void cpu_loop(CPUARMState *env) case 0x11: /* Synchronous Tag Check Fault */ info.si_code =3D TARGET_SEGV_MTESERR; break; + case 0x21: /* Alignment fault */ + info.si_signo =3D TARGET_SIGBUS; + info.si_code =3D TARGET_BUS_ADRALN; + break; default: g_assert_not_reached(); } diff --git a/linux-user/arm/cpu_loop.c b/linux-user/arm/cpu_loop.c index 69632d15be..da7da6a0c1 100644 --- a/linux-user/arm/cpu_loop.c +++ b/linux-user/arm/cpu_loop.c @@ -23,6 +23,7 @@ #include "elf.h" #include "cpu_loop-common.h" #include "semihosting/common-semi.h" +#include "target/arm/syndrome.h" =20 #define get_user_code_u32(x, gaddr, env) \ ({ abi_long __r =3D get_user_u32((x), (gaddr)); \ @@ -286,9 +287,8 @@ void cpu_loop(CPUARMState *env) { CPUState *cs =3D env_cpu(env); int trapnr; - unsigned int n, insn; + unsigned int n, insn, ec, fsc; target_siginfo_t info; - uint32_t addr; abi_ulong ret; =20 for(;;) { @@ -437,15 +437,40 @@ void cpu_loop(CPUARMState *env) break; case EXCP_PREFETCH_ABORT: case EXCP_DATA_ABORT: - addr =3D env->exception.vaddress; - { - info.si_signo =3D TARGET_SIGSEGV; - info.si_errno =3D 0; - /* XXX: check env->error_code */ + info.si_signo =3D TARGET_SIGSEGV; + info.si_errno =3D 0; + info._sifields._sigfault._addr =3D env->exception.vaddress; + /* + * We should only arrive here with EC in {DATAABORT, INSNABORT= }, + * and short-form FSC, which then tells us to look at the FSR. + * ??? arm_cpu_reset never sets TTBCR_EAE, so we always get + * short-form FSC. + */ + ec =3D syn_get_ec(env->exception.syndrome); + assert(ec =3D=3D EC_DATAABORT || ec =3D=3D EC_INSNABORT); + fsc =3D extract32(env->exception.syndrome, 0, 6); + assert(fsc =3D=3D 0x3f); + switch (env->exception.fsr & 0x1f) { + case 0x1: /* Alignment */ + info.si_signo =3D TARGET_SIGBUS; + info.si_code =3D TARGET_BUS_ADRALN; + break; + case 0x3: /* Access flag fault, level 1 */ + case 0x6: /* Access flag fault, level 2 */ + case 0x9: /* Domain fault, level 1 */ + case 0xb: /* Domain fault, level 2 */ + case 0xd: /* Permision fault, level 1 */ + case 0xf: /* Permision fault, level 2 */ + info.si_code =3D TARGET_SEGV_ACCERR; + break; + case 0x5: /* Translation fault, level 1 */ + case 0x7: /* Translation fault, level 2 */ info.si_code =3D TARGET_SEGV_MAPERR; - info._sifields._sigfault._addr =3D addr; - queue_signal(env, info.si_signo, QEMU_SI_FAULT, &info); + break; + default: + g_assert_not_reached(); } + queue_signal(env, info.si_signo, QEMU_SI_FAULT, &info); break; case EXCP_DEBUG: case EXCP_BKPT: diff --git a/target/arm/cpu.c b/target/arm/cpu.c index 2866dd7658..de0d968d76 100644 --- a/target/arm/cpu.c +++ b/target/arm/cpu.c @@ -1987,11 +1987,11 @@ static const struct TCGCPUOps arm_tcg_ops =3D { .cpu_exec_interrupt =3D arm_cpu_exec_interrupt, .tlb_fill =3D arm_cpu_tlb_fill, .debug_excp_handler =3D arm_debug_excp_handler, + .do_unaligned_access =3D arm_cpu_do_unaligned_access, =20 #if !defined(CONFIG_USER_ONLY) .do_interrupt =3D arm_cpu_do_interrupt, .do_transaction_failed =3D arm_cpu_do_transaction_failed, - .do_unaligned_access =3D arm_cpu_do_unaligned_access, .adjust_watchpoint_address =3D arm_adjust_watchpoint_address, .debug_check_watchpoint =3D arm_debug_check_watchpoint, .debug_check_breakpoint =3D arm_debug_check_breakpoint, diff --git a/target/arm/cpu_tcg.c b/target/arm/cpu_tcg.c index ed444bf436..1b91fdc890 100644 --- a/target/arm/cpu_tcg.c +++ b/target/arm/cpu_tcg.c @@ -904,11 +904,11 @@ static const struct TCGCPUOps arm_v7m_tcg_ops =3D { .cpu_exec_interrupt =3D arm_v7m_cpu_exec_interrupt, .tlb_fill =3D arm_cpu_tlb_fill, .debug_excp_handler =3D arm_debug_excp_handler, + .do_unaligned_access =3D arm_cpu_do_unaligned_access, =20 #if !defined(CONFIG_USER_ONLY) .do_interrupt =3D arm_v7m_cpu_do_interrupt, .do_transaction_failed =3D arm_cpu_do_transaction_failed, - .do_unaligned_access =3D arm_cpu_do_unaligned_access, .adjust_watchpoint_address =3D arm_adjust_watchpoint_address, .debug_check_watchpoint =3D arm_debug_check_watchpoint, .debug_check_breakpoint =3D arm_debug_check_breakpoint, --=20 2.25.1