From nobody Thu Dec 18 19:30:34 2025 Delivered-To: importer@patchew.org Authentication-Results: mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=pass(p=none dis=none) header.from=linaro.org ARC-Seal: i=1; a=rsa-sha256; t=1621956967; cv=none; d=zohomail.com; s=zohoarc; b=mG+XE3iB+M5tKlvN7UjeD6Hkkhx9AB1Xs9l8yQGtFhYNKpI7io+Ly6cpoNVl8tDb9IgVwjFEI3ePnUyesGVmc9tzh+5V9kBUDgYsMsg318rnWc0Z9HCqrFoSOAfocsa0YZF+q83OqYJ8J4mPPLmihRvN4XbFou7hVmAT8s5wyzQ= ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=zohomail.com; s=zohoarc; t=1621956967; h=Content-Transfer-Encoding:Date:From:In-Reply-To:List-Subscribe:List-Post:List-Id:List-Archive:List-Help:List-Unsubscribe:MIME-Version:Message-ID:References:Sender:Subject:To; bh=ddSdiG0MRuGaS4Yx7CMlxZXqNqxPxUP5o7W27UlpY7g=; b=gIFlEmoTa+QlZ1YuVPATN7gNe1drRcSDeKbsu/dgR14POD+RyYvULk4F7/RmNmxh9QUUX44yhxyaGs2W+5zRg/cEbXVjB8K3PeZ4opwZG5AGX4Py/yTGZhNBiRHbR0vqssAIrn1d78hhfoLNeI+XEtNZ8UW0ErOA17GUMpso7uY= ARC-Authentication-Results: i=1; mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=pass header.from= (p=none dis=none) header.from= Return-Path: Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) by mx.zohomail.com with SMTPS id 1621956967883305.52438700895186; Tue, 25 May 2021 08:36:07 -0700 (PDT) Received: from localhost ([::1]:37844 helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1llZ6E-0002hS-W7 for importer@patchew.org; Tue, 25 May 2021 11:36:07 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]:58694) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1llYbJ-0002p7-UO for qemu-devel@nongnu.org; Tue, 25 May 2021 11:04:09 -0400 Received: from mail-wm1-x336.google.com ([2a00:1450:4864:20::336]:39795) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1llYbD-0004Kk-Ki for qemu-devel@nongnu.org; Tue, 25 May 2021 11:04:09 -0400 Received: by mail-wm1-x336.google.com with SMTP id l18-20020a1ced120000b029014c1adff1edso13669693wmh.4 for ; Tue, 25 May 2021 08:04:01 -0700 (PDT) Received: from orth.archaic.org.uk (orth.archaic.org.uk. [81.2.115.148]) by smtp.gmail.com with ESMTPSA id q62sm11710284wma.42.2021.05.25.08.04.00 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 25 May 2021 08:04:00 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:subject:date:message-id:in-reply-to:references:mime-version :content-transfer-encoding; bh=ddSdiG0MRuGaS4Yx7CMlxZXqNqxPxUP5o7W27UlpY7g=; b=nq1hxxN4UzucKbxghctc7DfocK6vCrpaIBGuRoBHYKKKbypIgYPEIZq7N4dhDHGTk8 oNCBZJh1lesY8/B5A6/rTYLVWWJ8rEVxbiyooe/cDmqaXHWoRwmnj7fRfhKbI/W4HWzX 8aSfBcSah0x6W/LBcMGqEJA93I+tDtKN14UhohtNLQ9doAs1LUee2H96iOoCLY8IoXTy o+crd9ClFnzrWyMQ+I3rwgtPXfLaKfMdf2aA9mF7y7KEVpXp1nn4sX6iqVq6RIBKNeS5 NWsHqetnr+82p7r8CfOoKQ7J7S1uoaOH4quJseW3KjOo+dplFPiqj5udxbn2u2sbaBA/ SqbQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=ddSdiG0MRuGaS4Yx7CMlxZXqNqxPxUP5o7W27UlpY7g=; b=kk83rlb/tnvuTY3lf/c4oX03vSs4PSAQR8hZF9Uzc8Ez7r17WHdw/ET0I0W4mKWgqx 91DAp0fC0UW3GBUc7CeWcSw+stjrs0dF+UoghPW/zpV2fhJ8D/oGggpOtVpynveGfxxp AwVbWv0mHaFC8C974YAkm18JvAdbkkSEcE623sENhwF+sOA3xI/YD4joAsztsolOkMJY CK377Lrf7/6muDhD5GcXIJNOtwdmcjnw/gyUmRZ3hyGzhb01mNO91LK3TDuh4NB1g5+E ncWyKIucopASeSNYjSh/XS3woDNxjh1ZEQ11NFzjd6x4ZY6s/QBokK0VpkO0KH22BHnd 1qrg== X-Gm-Message-State: AOAM533TUqsXfxsSgLm5vijO0FEbvfEdF7N74qaB1hKle4Kr+MuWb+h1 ew7/N0bZMthcGcFI9JyQhaaLI2v+m3JnUtti X-Google-Smtp-Source: ABdhPJxXS4HCefx/39FDlrxdiyHxUbRomfISzb3T8swlbNRvbne6EygXdKV+pXbhmeoLNY8kM85sGQ== X-Received: by 2002:a05:600c:2298:: with SMTP id 24mr24701170wmf.10.1621955040762; Tue, 25 May 2021 08:04:00 -0700 (PDT) From: Peter Maydell To: qemu-devel@nongnu.org Subject: [PULL 038/114] target/arm: Implement SVE2 bitwise exclusive-or interleaved Date: Tue, 25 May 2021 16:02:08 +0100 Message-Id: <20210525150324.32370-39-peter.maydell@linaro.org> X-Mailer: git-send-email 2.20.1 In-Reply-To: <20210525150324.32370-1-peter.maydell@linaro.org> References: <20210525150324.32370-1-peter.maydell@linaro.org> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Received-SPF: pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; envelope-from=qemu-devel-bounces+importer=patchew.org@nongnu.org; helo=lists.gnu.org; Received-SPF: pass client-ip=2a00:1450:4864:20::336; envelope-from=peter.maydell@linaro.org; helo=mail-wm1-x336.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.23 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+importer=patchew.org@nongnu.org Sender: "Qemu-devel" X-ZohoMail-DKIM: pass (identity @linaro.org) Content-Type: text/plain; charset="utf-8" From: Richard Henderson Reviewed-by: Peter Maydell Signed-off-by: Richard Henderson Message-id: 20210525010358.152808-17-richard.henderson@linaro.org Signed-off-by: Peter Maydell --- target/arm/helper-sve.h | 5 +++++ target/arm/sve.decode | 5 +++++ target/arm/sve_helper.c | 20 ++++++++++++++++++++ target/arm/translate-sve.c | 19 +++++++++++++++++++ 4 files changed, 49 insertions(+) diff --git a/target/arm/helper-sve.h b/target/arm/helper-sve.h index 740939e7a86..f65818da057 100644 --- a/target/arm/helper-sve.h +++ b/target/arm/helper-sve.h @@ -2372,3 +2372,8 @@ DEF_HELPER_FLAGS_3(sve2_sshll_d, TCG_CALL_NO_RWG, voi= d, ptr, ptr, i32) DEF_HELPER_FLAGS_3(sve2_ushll_h, TCG_CALL_NO_RWG, void, ptr, ptr, i32) DEF_HELPER_FLAGS_3(sve2_ushll_s, TCG_CALL_NO_RWG, void, ptr, ptr, i32) DEF_HELPER_FLAGS_3(sve2_ushll_d, TCG_CALL_NO_RWG, void, ptr, ptr, i32) + +DEF_HELPER_FLAGS_4(sve2_eoril_b, TCG_CALL_NO_RWG, void, ptr, ptr, ptr, i32) +DEF_HELPER_FLAGS_4(sve2_eoril_h, TCG_CALL_NO_RWG, void, ptr, ptr, ptr, i32) +DEF_HELPER_FLAGS_4(sve2_eoril_s, TCG_CALL_NO_RWG, void, ptr, ptr, ptr, i32) +DEF_HELPER_FLAGS_4(sve2_eoril_d, TCG_CALL_NO_RWG, void, ptr, ptr, ptr, i32) diff --git a/target/arm/sve.decode b/target/arm/sve.decode index a3191eba7bf..0922a44829a 100644 --- a/target/arm/sve.decode +++ b/target/arm/sve.decode @@ -1215,3 +1215,8 @@ SSHLLB 01000101 .. 0 ..... 1010 00 ..... ...= .. @rd_rn_tszimm_shl SSHLLT 01000101 .. 0 ..... 1010 01 ..... ..... @rd_rn_tszimm_shl USHLLB 01000101 .. 0 ..... 1010 10 ..... ..... @rd_rn_tszimm_shl USHLLT 01000101 .. 0 ..... 1010 11 ..... ..... @rd_rn_tszimm_shl + +## SVE2 bitwise exclusive-or interleaved + +EORBT 01000101 .. 0 ..... 10010 0 ..... ..... @rd_rn_rm +EORTB 01000101 .. 0 ..... 10010 1 ..... ..... @rd_rn_rm diff --git a/target/arm/sve_helper.c b/target/arm/sve_helper.c index 79b268cbba5..1af6dfde8e1 100644 --- a/target/arm/sve_helper.c +++ b/target/arm/sve_helper.c @@ -1226,6 +1226,26 @@ DO_ZZZ_WTB(sve2_usubw_d, uint64_t, uint32_t, , H= 1_4, DO_SUB) =20 #undef DO_ZZZ_WTB =20 +#define DO_ZZZ_NTB(NAME, TYPE, H, OP) \ +void HELPER(NAME)(void *vd, void *vn, void *vm, uint32_t desc) \ +{ \ + intptr_t i, opr_sz =3D simd_oprsz(desc); \ + intptr_t sel1 =3D extract32(desc, SIMD_DATA_SHIFT, 1) * sizeof(TYPE); \ + intptr_t sel2 =3D extract32(desc, SIMD_DATA_SHIFT + 1, 1) * sizeof(TYP= E); \ + for (i =3D 0; i < opr_sz; i +=3D 2 * sizeof(TYPE)) { = \ + TYPE nn =3D *(TYPE *)(vn + H(i + sel1)); \ + TYPE mm =3D *(TYPE *)(vm + H(i + sel2)); \ + *(TYPE *)(vd + H(i + sel1)) =3D OP(nn, mm); \ + } \ +} + +DO_ZZZ_NTB(sve2_eoril_b, uint8_t, H1, DO_EOR) +DO_ZZZ_NTB(sve2_eoril_h, uint16_t, H1_2, DO_EOR) +DO_ZZZ_NTB(sve2_eoril_s, uint32_t, H1_4, DO_EOR) +DO_ZZZ_NTB(sve2_eoril_d, uint64_t, , DO_EOR) + +#undef DO_ZZZ_NTB + #define DO_ZZI_SHLL(NAME, TYPEW, TYPEN, HW, HN) \ void HELPER(NAME)(void *vd, void *vn, uint32_t desc) \ { \ diff --git a/target/arm/translate-sve.c b/target/arm/translate-sve.c index da7308d1afc..d2c1fafc5fc 100644 --- a/target/arm/translate-sve.c +++ b/target/arm/translate-sve.c @@ -6030,6 +6030,25 @@ DO_SVE2_ZZZ_TB(SMULLT_zzz, smull_zzz, true, true) DO_SVE2_ZZZ_TB(UMULLB_zzz, umull_zzz, false, false) DO_SVE2_ZZZ_TB(UMULLT_zzz, umull_zzz, true, true) =20 +static bool do_eor_tb(DisasContext *s, arg_rrr_esz *a, bool sel1) +{ + static gen_helper_gvec_3 * const fns[4] =3D { + gen_helper_sve2_eoril_b, gen_helper_sve2_eoril_h, + gen_helper_sve2_eoril_s, gen_helper_sve2_eoril_d, + }; + return do_sve2_zzw_ool(s, a, fns[a->esz], (!sel1 << 1) | sel1); +} + +static bool trans_EORBT(DisasContext *s, arg_rrr_esz *a) +{ + return do_eor_tb(s, a, false); +} + +static bool trans_EORTB(DisasContext *s, arg_rrr_esz *a) +{ + return do_eor_tb(s, a, true); +} + static bool do_trans_pmull(DisasContext *s, arg_rrr_esz *a, bool sel) { static gen_helper_gvec_3 * const fns[4] =3D { --=20 2.20.1