From nobody Tue Feb 10 04:08:04 2026 Delivered-To: importer@patchew.org Authentication-Results: mx.zohomail.com; dkim=fail; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org ARC-Seal: i=1; a=rsa-sha256; t=1618978732; cv=none; d=zohomail.com; s=zohoarc; b=XK9v2ZpHsJSkdNlb8AHfJbSCELEXb8BzN5bKltmEuRJzS0l60ZkCleSRCE5Spf6CZqMZkiCPNyGSD8TBM3VziMZFBzljYrdGoD8DLU/QN+4Jyd5FAhtutEZwIAB8Kkpe5YFJZ856eSJBcykM8BJWU/x3YXkjE9Hn6prB2jjrG0U= ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=zohomail.com; s=zohoarc; t=1618978732; h=Cc:Date:From:In-Reply-To:List-Subscribe:List-Post:List-Id:List-Archive:List-Help:List-Unsubscribe:Message-ID:References:Sender:Subject:To; bh=6A4VDIlHHO0tVpmSEJTBH5JNS38LY7kb5mPxw33qasY=; b=Qwr/jdZnyi+X3l1L51KSq1BJ6PO9U27OrY1J81NBKyCRL5pgGh9suYdJXP3niaGfVymc+vDhgK2IxZW27mKrtQkol/NnParEYE8cgt8pkg6Srp5m0EYe8OmcQLsB/RkTUUxueoe3LzMLpvfmJ+Tbdt5Ix6Mf713scAAc6fGyYIY= ARC-Authentication-Results: i=1; mx.zohomail.com; dkim=fail; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org Return-Path: Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) by mx.zohomail.com with SMTPS id 1618978732693925.7859866643219; Tue, 20 Apr 2021 21:18:52 -0700 (PDT) Received: from localhost ([::1]:52590 helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1lZ4KB-00042H-N1 for importer@patchew.org; Wed, 21 Apr 2021 00:18:51 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]:35876) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1lZ4GE-0007D9-21 for qemu-devel@nongnu.org; Wed, 21 Apr 2021 00:14:46 -0400 Received: from mail-pg1-x529.google.com ([2607:f8b0:4864:20::529]:36606) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1lZ4GB-0003Dv-V7 for qemu-devel@nongnu.org; Wed, 21 Apr 2021 00:14:45 -0400 Received: by mail-pg1-x529.google.com with SMTP id j7so19100529pgi.3 for ; Tue, 20 Apr 2021 21:14:43 -0700 (PDT) Received: from frankchang-ThinkPad-T490.internal.sifive.com (114-34-229-221.HINET-IP.hinet.net. [114.34.229.221]) by smtp.gmail.com with ESMTPSA id jx20sm551465pjb.41.2021.04.20.21.14.40 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 20 Apr 2021 21:14:42 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=sifive.com; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=6A4VDIlHHO0tVpmSEJTBH5JNS38LY7kb5mPxw33qasY=; b=k8MzTU25WdQWs4K4UMRboqjyCXNxpnuBES/mURFOXhTyqGkLp3d3Xst1Shw4NnoW3D npAnVuojZMf8/v9jsemDAEVHGq0qROvX6VjvgNKJpWVDYscTHOdokpxLb02TcGBjKtN3 a4WgKNFU8tiFyonHIMMdqyBj79Q200FnvnxYBIkjWqFwP0mA3JbujDZ0c60FjrMIBfPv SI3r/fdUGXMzPa16mINXKs0hqLwdlSTgr95eM31E0XIdpWgywha71wvUURYRF2gSt3E1 ReMaOa+YL6D20e2KqrXxn0qqqSlWhvNonDTwuDKVqv7G8P38UVCCqhQHALp0j3VFrPJB 0pJQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=6A4VDIlHHO0tVpmSEJTBH5JNS38LY7kb5mPxw33qasY=; b=kW54tQXlkCFvIb48n8ZuWL+Qd9MBUDXF6lZffuX4sHscDVAlNSQYYN8IYX1HgG8/yY 7Wv54+Difq9L9yxnssLP5pSwO9THWFKK4FsGUeFTAKQvjQEVRyplwJV5zRE4ptliKs+7 hlct9BB9aBBdJ4k6gVP8ihf1fqOhAgOJmOLKOU1H7eY82OeQ4tp2lh2Nbq0JlT2p1NGc l6uH7+7q/BGpHqaQ5YvgSs4RX6v3F1DVL+ufOe4HoT6GQq9aAL2Wm4O0jbfO/piu/LM+ CAifeTz2f34nm28AY0zDNzjlsLNy8RCKJ6ovpPfYnj8Zp+0o1ZKwzbTdASQNsmmUwMA6 f/hQ== X-Gm-Message-State: AOAM532+2BB1R+wntd06BUJp74D9u62MTguDezZIj+BKyKE9o38rasoP DQ68AFUmg5jifGLlmLQ8bTX2xp96mf8LToli X-Google-Smtp-Source: ABdhPJxvPEKKHlGW7Lg91eiVhNuXOE8gkbT09SOUk6bfYbbTy0sRyiSCEOIEc0eObyLGxSG17ajQUg== X-Received: by 2002:a63:cf55:: with SMTP id b21mr20896374pgj.126.1618978482464; Tue, 20 Apr 2021 21:14:42 -0700 (PDT) From: frank.chang@sifive.com To: qemu-devel@nongnu.org, qemu-riscv@nongnu.org Subject: [PATCH v5 11/17] target/riscv: rvb: rotate (left/right) Date: Wed, 21 Apr 2021 12:13:53 +0800 Message-Id: <20210421041400.22243-12-frank.chang@sifive.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20210421041400.22243-1-frank.chang@sifive.com> References: <20210421041400.22243-1-frank.chang@sifive.com> Received-SPF: pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; envelope-from=qemu-devel-bounces+importer=patchew.org@nongnu.org; helo=lists.gnu.org; Received-SPF: pass client-ip=2607:f8b0:4864:20::529; envelope-from=frank.chang@sifive.com; helo=mail-pg1-x529.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=unavailable autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.23 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: Sagar Karandikar , Frank Chang , Bastian Koppelmann , Richard Henderson , Alistair Francis , Palmer Dabbelt , Kito Cheng Errors-To: qemu-devel-bounces+importer=patchew.org@nongnu.org Sender: "Qemu-devel" X-ZohoMail-DKIM: fail (Header signature does not verify) Content-Transfer-Encoding: quoted-printable MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" From: Kito Cheng Signed-off-by: Kito Cheng Signed-off-by: Frank Chang Reviewed-by: Richard Henderson --- target/riscv/insn32-64.decode | 3 +++ target/riscv/insn32.decode | 3 +++ target/riscv/insn_trans/trans_rvb.c.inc | 36 +++++++++++++++++++++++++ target/riscv/translate.c | 36 +++++++++++++++++++++++++ 4 files changed, 78 insertions(+) diff --git a/target/riscv/insn32-64.decode b/target/riscv/insn32-64.decode index 8c3ed33077e..8f9ba21b352 100644 --- a/target/riscv/insn32-64.decode +++ b/target/riscv/insn32-64.decode @@ -100,9 +100,12 @@ binvw 0110100 .......... 001 ..... 0111011 @r bextw 0100100 .......... 101 ..... 0111011 @r slow 0010000 .......... 001 ..... 0111011 @r srow 0010000 .......... 101 ..... 0111011 @r +rorw 0110000 .......... 101 ..... 0111011 @r +rolw 0110000 .......... 001 ..... 0111011 @r =20 bsetiw 0010100 .......... 001 ..... 0011011 @sh5 bclriw 0100100 .......... 001 ..... 0011011 @sh5 binviw 0110100 .......... 001 ..... 0011011 @sh5 sloiw 0010000 .......... 001 ..... 0011011 @sh5 sroiw 0010000 .......... 101 ..... 0011011 @sh5 +roriw 0110000 .......... 101 ..... 0011011 @sh5 diff --git a/target/riscv/insn32.decode b/target/riscv/insn32.decode index 0ea92312372..6d1b604c800 100644 --- a/target/riscv/insn32.decode +++ b/target/riscv/insn32.decode @@ -617,6 +617,8 @@ binv 0110100 .......... 001 ..... 0110011 @r bext 0100100 .......... 101 ..... 0110011 @r slo 0010000 .......... 001 ..... 0110011 @r sro 0010000 .......... 101 ..... 0110011 @r +ror 0110000 .......... 101 ..... 0110011 @r +rol 0110000 .......... 001 ..... 0110011 @r =20 bseti 00101. ........... 001 ..... 0010011 @sh bclri 01001. ........... 001 ..... 0010011 @sh @@ -624,3 +626,4 @@ binvi 01101. ........... 001 ..... 0010011 @sh bexti 01001. ........... 101 ..... 0010011 @sh sloi 00100. ........... 001 ..... 0010011 @sh sroi 00100. ........... 101 ..... 0010011 @sh +rori 01100. ........... 101 ..... 0010011 @sh diff --git a/target/riscv/insn_trans/trans_rvb.c.inc b/target/riscv/insn_tr= ans/trans_rvb.c.inc index 44f9f639240..8a46fde4767 100644 --- a/target/riscv/insn_trans/trans_rvb.c.inc +++ b/target/riscv/insn_trans/trans_rvb.c.inc @@ -179,6 +179,24 @@ static bool trans_sroi(DisasContext *ctx, arg_sroi *a) return gen_shifti(ctx, a, gen_sro); } =20 +static bool trans_ror(DisasContext *ctx, arg_ror *a) +{ + REQUIRE_EXT(ctx, RVB); + return gen_shift(ctx, a, tcg_gen_rotr_tl); +} + +static bool trans_rori(DisasContext *ctx, arg_rori *a) +{ + REQUIRE_EXT(ctx, RVB); + return gen_shifti(ctx, a, tcg_gen_rotr_tl); +} + +static bool trans_rol(DisasContext *ctx, arg_rol *a) +{ + REQUIRE_EXT(ctx, RVB); + return gen_shift(ctx, a, tcg_gen_rotl_tl); +} + /* RV64-only instructions */ #ifdef TARGET_RISCV64 =20 @@ -278,4 +296,22 @@ static bool trans_sroiw(DisasContext *ctx, arg_sroiw *= a) return gen_shiftiw(ctx, a, gen_sro); } =20 +static bool trans_rorw(DisasContext *ctx, arg_rorw *a) +{ + REQUIRE_EXT(ctx, RVB); + return gen_shiftw(ctx, a, gen_rorw); +} + +static bool trans_roriw(DisasContext *ctx, arg_roriw *a) +{ + REQUIRE_EXT(ctx, RVB); + return gen_shiftiw(ctx, a, gen_rorw); +} + +static bool trans_rolw(DisasContext *ctx, arg_rolw *a) +{ + REQUIRE_EXT(ctx, RVB); + return gen_shiftw(ctx, a, gen_rolw); +} + #endif diff --git a/target/riscv/translate.c b/target/riscv/translate.c index c7457553673..5f62fbb6964 100644 --- a/target/riscv/translate.c +++ b/target/riscv/translate.c @@ -653,6 +653,42 @@ static void gen_packuw(TCGv ret, TCGv arg1, TCGv arg2) tcg_temp_free(t); } =20 +static void gen_rorw(TCGv ret, TCGv arg1, TCGv arg2) +{ + TCGv_i32 t1 =3D tcg_temp_new_i32(); + TCGv_i32 t2 =3D tcg_temp_new_i32(); + + /* truncate to 32-bits */ + tcg_gen_trunc_tl_i32(t1, arg1); + tcg_gen_trunc_tl_i32(t2, arg2); + + tcg_gen_rotr_i32(t1, t1, t2); + + /* sign-extend 64-bits */ + tcg_gen_ext_i32_tl(ret, t1); + + tcg_temp_free_i32(t1); + tcg_temp_free_i32(t2); +} + +static void gen_rolw(TCGv ret, TCGv arg1, TCGv arg2) +{ + TCGv_i32 t1 =3D tcg_temp_new_i32(); + TCGv_i32 t2 =3D tcg_temp_new_i32(); + + /* truncate to 32-bits */ + tcg_gen_trunc_tl_i32(t1, arg1); + tcg_gen_trunc_tl_i32(t2, arg2); + + tcg_gen_rotl_i32(t1, t1, t2); + + /* sign-extend 64-bits */ + tcg_gen_ext_i32_tl(ret, t1); + + tcg_temp_free_i32(t1); + tcg_temp_free_i32(t2); +} + #endif =20 static bool gen_arith(DisasContext *ctx, arg_r *a, --=20 2.17.1