From nobody Tue Feb 10 13:18:04 2026 Delivered-To: importer@patchew.org Received-SPF: pass (zohomail.com: domain of _spf.google.com designates 209.85.221.52 as permitted sender) client-ip=209.85.221.52; envelope-from=philippe.mathieu.daude@gmail.com; helo=mail-wr1-f52.google.com; Authentication-Results: mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of _spf.google.com designates 209.85.221.52 as permitted sender) smtp.mailfrom=philippe.mathieu.daude@gmail.com ARC-Seal: i=1; a=rsa-sha256; t=1615664933; cv=none; d=zohomail.com; s=zohoarc; b=V2ofwuOmhe3NJyZgd6e2B5xvYqxSEw5wuUjvsoEN2XLIAqEI4hhyHWM9bd23VIizQHTRZakRCL9Dwpif/P5xC+7SnuOlMzD+zGzeln0Q9LtkwaDnfsiuHpelpXRsW6hIM/BkpJR6fK/nk4r/yUv91GXRrm/RqEF3mHUxfn04S+I= ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=zohomail.com; s=zohoarc; t=1615664933; h=Content-Type:Content-Transfer-Encoding:Cc:Date:From:In-Reply-To:MIME-Version:Message-ID:References:Sender:Subject:To; bh=IjSXtEma9Ce1RqOZdI2+7Q74pg1NHqIsfhqlfuqbobI=; b=KDsofF3sMZil7HBMvqnjeGzplyuhNC9FwyuZsgVreCmmYK0K1DjNQjjJRCW7SoSGT9Y73vXTpn6ORD2hHDj8rtw5TNeggToKuNcflkKU397sDVQW0/HYMjGomUZxVRuThV0S91LKjslY1hf/7oS6v4AvKY1MqMyeEodxFpkCw68= ARC-Authentication-Results: i=1; mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of _spf.google.com designates 209.85.221.52 as permitted sender) smtp.mailfrom=philippe.mathieu.daude@gmail.com Received: from mail-wr1-f52.google.com (mail-wr1-f52.google.com [209.85.221.52]) by mx.zohomail.com with SMTPS id 1615664933497234.39006381628678; Sat, 13 Mar 2021 11:48:53 -0800 (PST) Received: by mail-wr1-f52.google.com with SMTP id w11so6591439wrr.10 for ; Sat, 13 Mar 2021 11:48:52 -0800 (PST) Return-Path: Return-Path: Received: from localhost.localdomain (17.red-88-21-201.staticip.rima-tde.net. [88.21.201.17]) by smtp.gmail.com with ESMTPSA id g202sm7402468wme.20.2021.03.13.11.48.50 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 13 Mar 2021 11:48:51 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=sender:from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=IjSXtEma9Ce1RqOZdI2+7Q74pg1NHqIsfhqlfuqbobI=; b=eFlae2YUbIpYxH+Kcj7lN5xm9Yl/sFvzpL6v3Nw0DkrIp1snhkH1aaFyJwyh4Je2y3 ivORJabTwi7QK9Fw9KoLmBfiD6pZLnhRg256Q6YBRo07v9Oh9UOjqyuCRyTTZK19LX50 yeGGk2WqoUHoB2IyW5EN7h6pkbj2iXDhmP3FQRnXtpilSGoz9/9sSEk5OPM+z/oHyFOt GRO0VSg8h1Sn0Uum3tkgMcfEoOgXa7/6UzZYTLzfztpJfIiI7QYvKHHdJGCoEHy9wbzz 2oq0cAZhsiIBWNZM1BfGtxBINzZz3uPmMUJAGzdhQtHHz2EGTB8wy4Vn60TWpc5Rvlka Jffw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:sender:from:to:cc:subject:date:message-id :in-reply-to:references:mime-version:content-transfer-encoding; bh=IjSXtEma9Ce1RqOZdI2+7Q74pg1NHqIsfhqlfuqbobI=; b=lZXPsAe5JoCOLQbw0jwrexuqsnvB3FnLYHKO9tmbQGxoEGXlk95mvRiaWPON4eYrcJ o8dXnvOiZNvHyEMan5UZ+L8tgTekjEtj8p0TyiUeTN3jeoeV1geo57yZ4ErvE+x9o2V8 +C3bt6pCAzNOrU1n35J6DtBJhpL7lVHpHqWMVWKamjqWC5YZyTV3jWAGF5myjK5hQ5T8 EwycfFOVR2RM94nxl29wbD2oVVTlTSQCaKcIpaFDpaGvg/gwAGSwQ7nwvdA8ShW4mmAB X0eR+YP8xW51QXH6Nlte1aFmqjs/sWR+NL2hPVy/eqtsdLeZdN/1A4IBHQyc99aHMsGQ dZBQ== X-Gm-Message-State: AOAM532YMjmCz7C3Xcob/FuLrd4k8Y4F2NQ+uqFk8x8P44grR2KwShrU V0PQc+x0kIz+lOTAKj4Z2pI= X-Google-Smtp-Source: ABdhPJy0Qx92uHR4wXK9fF6N6suGUXi3lKnHHO1BOM8BvEUlaN3L9e4ze556B4U3kGVVMGqJ2UdN1A== X-Received: by 2002:adf:ea8b:: with SMTP id s11mr20813334wrm.413.1615664931780; Sat, 13 Mar 2021 11:48:51 -0800 (PST) Sender: =?UTF-8?Q?Philippe_Mathieu=2DDaud=C3=A9?= From: =?UTF-8?q?Philippe=20Mathieu-Daud=C3=A9?= To: qemu-devel@nongnu.org Cc: Aurelien Jarno , Aleksandar Rikalo , Jiaxun Yang , =?UTF-8?q?Philippe=20Mathieu-Daud=C3=A9?= , BALATON Zoltan Subject: [PULL 04/27] hw/mips/gt64xxx: Rename trace events related to interrupt registers Date: Sat, 13 Mar 2021 20:48:06 +0100 Message-Id: <20210313194829.2193621-5-f4bug@amsat.org> X-Mailer: git-send-email 2.26.2 In-Reply-To: <20210313194829.2193621-1-f4bug@amsat.org> References: <20210313194829.2193621-1-f4bug@amsat.org> MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable X-ZohoMail-DKIM: pass (identity @gmail.com) We want to trace all register accesses. First rename the current gt64120_read / gt64120_write events with '_intreg' suffix, as they are restricted to interrupt registers. Signed-off-by: Philippe Mathieu-Daud=C3=A9 Reviewed-by: BALATON Zoltan Message-Id: <20210309142630.728014-5-f4bug@amsat.org> --- hw/mips/gt64xxx_pci.c | 16 ++++++++-------- hw/mips/trace-events | 4 ++-- 2 files changed, 10 insertions(+), 10 deletions(-) diff --git a/hw/mips/gt64xxx_pci.c b/hw/mips/gt64xxx_pci.c index 8ff31380d74..9a12d00d1e1 100644 --- a/hw/mips/gt64xxx_pci.c +++ b/hw/mips/gt64xxx_pci.c @@ -642,19 +642,19 @@ static void gt64120_writel(void *opaque, hwaddr addr, /* not really implemented */ s->regs[saddr] =3D ~(~(s->regs[saddr]) | ~(val & 0xfffffffe)); s->regs[saddr] |=3D !!(s->regs[saddr] & 0xfffffffe); - trace_gt64120_write("INTRCAUSE", size, val); + trace_gt64120_write_intreg("INTRCAUSE", size, val); break; case GT_INTRMASK: s->regs[saddr] =3D val & 0x3c3ffffe; - trace_gt64120_write("INTRMASK", size, val); + trace_gt64120_write_intreg("INTRMASK", size, val); break; case GT_PCI0_ICMASK: s->regs[saddr] =3D val & 0x03fffffe; - trace_gt64120_write("ICMASK", size, val); + trace_gt64120_write_intreg("ICMASK", size, val); break; case GT_PCI0_SERR0MASK: s->regs[saddr] =3D val & 0x0000003f; - trace_gt64120_write("SERR0MASK", size, val); + trace_gt64120_write_intreg("SERR0MASK", size, val); break; =20 /* Reserved when only PCI_0 is configured. */ @@ -929,19 +929,19 @@ static uint64_t gt64120_readl(void *opaque, /* Interrupts */ case GT_INTRCAUSE: val =3D s->regs[saddr]; - trace_gt64120_read("INTRCAUSE", size, val); + trace_gt64120_read_intreg("INTRCAUSE", size, val); break; case GT_INTRMASK: val =3D s->regs[saddr]; - trace_gt64120_read("INTRMASK", size, val); + trace_gt64120_read_intreg("INTRMASK", size, val); break; case GT_PCI0_ICMASK: val =3D s->regs[saddr]; - trace_gt64120_read("ICMASK", size, val); + trace_gt64120_read_intreg("ICMASK", size, val); break; case GT_PCI0_SERR0MASK: val =3D s->regs[saddr]; - trace_gt64120_read("SERR0MASK", size, val); + trace_gt64120_read_intreg("SERR0MASK", size, val); break; =20 /* Reserved when only PCI_0 is configured. */ diff --git a/hw/mips/trace-events b/hw/mips/trace-events index 915139d9811..b7e934c3933 100644 --- a/hw/mips/trace-events +++ b/hw/mips/trace-events @@ -1,4 +1,4 @@ # gt64xxx_pci.c -gt64120_read(const char *regname, unsigned size, uint64_t value) "gt64120 = read %s size:%u value:0x%08" PRIx64 -gt64120_write(const char *regname, unsigned size, uint64_t value) "gt64120= write %s size:%u value:0x%08" PRIx64 +gt64120_read_intreg(const char *regname, unsigned size, uint64_t value) "g= t64120 read %s size:%u value:0x%08" PRIx64 +gt64120_write_intreg(const char *regname, unsigned size, uint64_t value) "= gt64120 write %s size:%u value:0x%08" PRIx64 gt64120_isd_remap(uint64_t from_length, uint64_t from_addr, uint64_t to_le= ngth, uint64_t to_addr) "ISD: 0x%08" PRIx64 "@0x%08" PRIx64 " -> 0x%08" PRI= x64 "@0x%08" PRIx64 --=20 2.26.2