From nobody Wed Nov 19 05:52:37 2025 Delivered-To: importer@patchew.org Authentication-Results: mx.zohomail.com; dkim=fail; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=fail(p=none dis=none) header.from=gmail.com ARC-Seal: i=1; a=rsa-sha256; t=1614683557; cv=none; d=zohomail.com; s=zohoarc; b=KytZAi2K9KLNQZqlff/W9hJEzdMWdh+lNUDZw+tiZJHc6akii5rcHl4XpIhEPN17T1DADKjogduZoP6d1kiY2EXqxPNgfLmCU3Ye1wXwfiBHuL8/37O5xsbf0TzP6kuZp6t16fnG0BiqeJ1vzvFCTLbMhyxm/hvoIfdqvyLy8zA= ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=zohomail.com; s=zohoarc; t=1614683557; h=Content-Transfer-Encoding:Cc:Date:From:In-Reply-To:List-Subscribe:List-Post:List-Id:List-Archive:List-Help:List-Unsubscribe:MIME-Version:Message-ID:References:Sender:Subject:To; bh=HSj6VCKXU/5NCL0lS6cfTis53NpvjP8FsmfGVEn+WOI=; b=AJLireTwKnFRDDTX/4Hz2W0cDVAfoRhF4W/hWhtdhTVaDpCfIhAIkrvDkDpex8Ba8qlM+dDTMNFlI1HDCU/qWXibyo56QZHLvKNV8p7+W6PmhpBzXcFhxCp3+GgvKS6OE+aLMDjKFNizpOn/Kra8/tZlSmofCvPpsjPaU1rUTcg= ARC-Authentication-Results: i=1; mx.zohomail.com; dkim=fail; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=fail header.from= (p=none dis=none) header.from= Return-Path: Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) by mx.zohomail.com with SMTPS id 1614683557931757.5501035108306; Tue, 2 Mar 2021 03:12:37 -0800 (PST) Received: from localhost ([::1]:33376 helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1lH2xA-0008F4-SM for importer@patchew.org; Tue, 02 Mar 2021 06:12:36 -0500 Received: from eggs.gnu.org ([2001:470:142:3::10]:36568) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1lH2ug-0005HA-6Z; Tue, 02 Mar 2021 06:10:02 -0500 Received: from mail-lf1-x135.google.com ([2a00:1450:4864:20::135]:40619) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1lH2ud-00077F-V1; Tue, 02 Mar 2021 06:10:01 -0500 Received: by mail-lf1-x135.google.com with SMTP id b1so19867658lfb.7; Tue, 02 Mar 2021 03:09:59 -0800 (PST) Received: from gmail.com (81-231-232-130-no39.tbcn.telia.com. [81.231.232.130]) by smtp.gmail.com with ESMTPSA id m16sm2609568lfh.109.2021.03.02.03.09.57 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 02 Mar 2021 03:09:57 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=HSj6VCKXU/5NCL0lS6cfTis53NpvjP8FsmfGVEn+WOI=; b=YNBxR65H8W4pFgn1MsQQ7r93FV6lA1sN5FjsCMk1gSOTuhaWJO02RskGrZs1ifjoi4 wTwwV/cm6z5ATFuwe6TWR6kAkyUwrYbnpZV/Nu0SvUAX1q+e3iT8iFw9GnqHGTwYRbIK P1p7jp7dkKrZ8oOhasuBiOQXXeDbh9iMpVGp0fmgeXCM9LF8QG1GnS5321Rrmf7/x7PU Xoahhgm6DUHHqG5D3teth8OkDTCqjPmY9yG/0YXxs8ibits3BpVR2nuch30wWHqiQdge /e/dftUDkEvYtq6ebDdlcZGlEWoV2xB2XDAVovIFHFcqzx0tD50ZujP5vgY7PCb3ydvB mylA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=HSj6VCKXU/5NCL0lS6cfTis53NpvjP8FsmfGVEn+WOI=; b=QtmEM5o7nsyHtxf2lwakqtMmXAMJpu3vJNSRY1vOwuuP78XPmpMc0CzSXSZKP/UAb/ 6+t66sU6YZ6+siSay294SaPGPeDhpzjNWKAczuAaq3c4+o3b9wTHpd/UArQLyyEKd5/y ycVjPpEUTwVr6/5MDptlhoA23tJCvHbwbOQ9fZBTjg7QFie7llWrPMinYX4bxpS04CFM DLOIqs8Dm7EzeJLqwdlf/mW6Tvy2mgnWKNu9mqHnqmJAnO6qmP5A4JREtSOFd8jYHs+j j68+dWbq7Q8JhtUcJ9e2xJHGE6hcG9NqGFl7PAo6t9cFEXIq3oCBcMedktwDqPsT25uz EwMw== X-Gm-Message-State: AOAM531joIjC3kOlevIwVUZb4GysOPp84j+oECENmPp+E9PM0IUXCC7n lMjHUBehjfRr5KhXOfVbA9z8P9R64P9PYJEB X-Google-Smtp-Source: ABdhPJy168ELA6BVKnVFNFYmo5K+uZ1exSLddkZACwIvf9/YLddP1ZWCi1dzntZ/v4BIzYzxPfuliA== X-Received: by 2002:a19:ee19:: with SMTP id g25mr11700908lfb.83.1614683397639; Tue, 02 Mar 2021 03:09:57 -0800 (PST) From: "Edgar E. Iglesias" To: qemu-devel@nongnu.org Subject: [PATCH v1 1/2] hw/misc: versal: Add a model of the XRAM controller Date: Tue, 2 Mar 2021 12:09:54 +0100 Message-Id: <20210302110955.1810487-2-edgar.iglesias@gmail.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20210302110955.1810487-1-edgar.iglesias@gmail.com> References: <20210302110955.1810487-1-edgar.iglesias@gmail.com> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Received-SPF: pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; envelope-from=qemu-devel-bounces+importer=patchew.org@nongnu.org; helo=lists.gnu.org; Received-SPF: pass client-ip=2a00:1450:4864:20::135; envelope-from=edgar.iglesias@gmail.com; helo=mail-lf1-x135.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, FREEMAIL_FROM=0.001, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.23 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: edgar.iglesias@xilinx.com, peter.maydell@linaro.org, sstabellini@kernel.org, joe.komlodi@xilinx.com, sai.pavan.boddu@xilinx.com, frasse.iglesias@gmail.com, alistair@alistair23.me, richard.henderson@linaro.org, francisco.iglesias@xilinx.com, frederic.konrad@adacore.com, qemu-arm@nongnu.org, philmd@redhat.com, luc.michel@greensocs.com Errors-To: qemu-devel-bounces+importer=patchew.org@nongnu.org Sender: "Qemu-devel" X-ZohoMail-DKIM: fail (Header signature does not verify) Content-Type: text/plain; charset="utf-8" From: "Edgar E. Iglesias" Add a model of the Xilinx Versal Accelerator RAM (XRAM). This is mainly a stub to make firmware happy. The size of the RAMs can be probed. The interrupt mask logic is modelled but none of the interrups will ever be raised unless injected. Signed-off-by: Edgar E. Iglesias Acked-by: Alistair Francis Reviewed-by: Luc Michel --- include/hw/misc/xlnx-versal-xramc.h | 102 +++++++++++ hw/misc/xlnx-versal-xramc.c | 253 ++++++++++++++++++++++++++++ hw/misc/meson.build | 1 + 3 files changed, 356 insertions(+) create mode 100644 include/hw/misc/xlnx-versal-xramc.h create mode 100644 hw/misc/xlnx-versal-xramc.c diff --git a/include/hw/misc/xlnx-versal-xramc.h b/include/hw/misc/xlnx-ver= sal-xramc.h new file mode 100644 index 0000000000..68163cf330 --- /dev/null +++ b/include/hw/misc/xlnx-versal-xramc.h @@ -0,0 +1,102 @@ +/* + * QEMU model of the Xilinx XRAM Controller. + * + * Copyright (c) 2021 Xilinx Inc. + * SPDX-License-Identifier: GPL-2.0-or-later + * Written by Edgar E. Iglesias + */ + +#ifndef XLNX_VERSAL_XRAMC_H +#define XLNX_VERSAL_XRAMC_H + +#include "qemu/osdep.h" +#include "hw/sysbus.h" +#include "hw/register.h" +#include "qemu/bitops.h" +#include "qemu/log.h" +#include "migration/vmstate.h" +#include "hw/irq.h" + +#define TYPE_XLNX_XRAM_CTRL "xlnx.versal-xramc" + +#define XLNX_XRAM_CTRL(obj) \ + OBJECT_CHECK(XlnxXramCtrl, (obj), TYPE_XLNX_XRAM_CTRL) + +REG32(XRAM_ERR_CTRL, 0x0) + FIELD(XRAM_ERR_CTRL, UE_RES, 3, 1) + FIELD(XRAM_ERR_CTRL, PWR_ERR_RES, 2, 1) + FIELD(XRAM_ERR_CTRL, PZ_ERR_RES, 1, 1) + FIELD(XRAM_ERR_CTRL, APB_ERR_RES, 0, 1) +REG32(XRAM_ISR, 0x4) + FIELD(XRAM_ISR, INV_APB, 0, 1) +REG32(XRAM_IMR, 0x8) + FIELD(XRAM_IMR, INV_APB, 0, 1) +REG32(XRAM_IEN, 0xc) + FIELD(XRAM_IEN, INV_APB, 0, 1) +REG32(XRAM_IDS, 0x10) + FIELD(XRAM_IDS, INV_APB, 0, 1) +REG32(XRAM_ECC_CNTL, 0x14) + FIELD(XRAM_ECC_CNTL, FI_MODE, 2, 1) + FIELD(XRAM_ECC_CNTL, DET_ONLY, 1, 1) + FIELD(XRAM_ECC_CNTL, ECC_ON_OFF, 0, 1) +REG32(XRAM_CLR_EXE, 0x18) + FIELD(XRAM_CLR_EXE, MON_7, 7, 1) + FIELD(XRAM_CLR_EXE, MON_6, 6, 1) + FIELD(XRAM_CLR_EXE, MON_5, 5, 1) + FIELD(XRAM_CLR_EXE, MON_4, 4, 1) + FIELD(XRAM_CLR_EXE, MON_3, 3, 1) + FIELD(XRAM_CLR_EXE, MON_2, 2, 1) + FIELD(XRAM_CLR_EXE, MON_1, 1, 1) + FIELD(XRAM_CLR_EXE, MON_0, 0, 1) +REG32(XRAM_CE_FFA, 0x1c) + FIELD(XRAM_CE_FFA, ADDR, 0, 20) +REG32(XRAM_CE_FFD0, 0x20) +REG32(XRAM_CE_FFD1, 0x24) +REG32(XRAM_CE_FFD2, 0x28) +REG32(XRAM_CE_FFD3, 0x2c) +REG32(XRAM_CE_FFE, 0x30) + FIELD(XRAM_CE_FFE, SYNDROME, 0, 16) +REG32(XRAM_UE_FFA, 0x34) + FIELD(XRAM_UE_FFA, ADDR, 0, 20) +REG32(XRAM_UE_FFD0, 0x38) +REG32(XRAM_UE_FFD1, 0x3c) +REG32(XRAM_UE_FFD2, 0x40) +REG32(XRAM_UE_FFD3, 0x44) +REG32(XRAM_UE_FFE, 0x48) + FIELD(XRAM_UE_FFE, SYNDROME, 0, 16) +REG32(XRAM_FI_D0, 0x4c) +REG32(XRAM_FI_D1, 0x50) +REG32(XRAM_FI_D2, 0x54) +REG32(XRAM_FI_D3, 0x58) +REG32(XRAM_FI_SY, 0x5c) + FIELD(XRAM_FI_SY, DATA, 0, 16) +REG32(XRAM_RMW_UE_FFA, 0x70) + FIELD(XRAM_RMW_UE_FFA, ADDR, 0, 20) +REG32(XRAM_FI_CNTR, 0x74) + FIELD(XRAM_FI_CNTR, COUNT, 0, 24) +REG32(XRAM_IMP, 0x80) + FIELD(XRAM_IMP, SIZE, 0, 4) +REG32(XRAM_PRDY_DBG, 0x84) + FIELD(XRAM_PRDY_DBG, ISLAND3, 12, 4) + FIELD(XRAM_PRDY_DBG, ISLAND2, 8, 4) + FIELD(XRAM_PRDY_DBG, ISLAND1, 4, 4) + FIELD(XRAM_PRDY_DBG, ISLAND0, 0, 4) +REG32(XRAM_SAFETY_CHK, 0xff8) + +#define XRAM_CTRL_R_MAX (R_XRAM_SAFETY_CHK + 1) + +typedef struct XlnxXramCtrl { + SysBusDevice parent_obj; + MemoryRegion iomem; + MemoryRegion ram; + qemu_irq irq; + + struct { + uint64_t size; + unsigned int encoded_size; + } cfg; + + uint32_t regs[XRAM_CTRL_R_MAX]; + RegisterInfo regs_info[XRAM_CTRL_R_MAX]; +} XlnxXramCtrl; +#endif diff --git a/hw/misc/xlnx-versal-xramc.c b/hw/misc/xlnx-versal-xramc.c new file mode 100644 index 0000000000..c7f449fefa --- /dev/null +++ b/hw/misc/xlnx-versal-xramc.c @@ -0,0 +1,253 @@ +/* + * QEMU model of the Xilinx XRAM Controller. + * + * Copyright (c) 2021 Xilinx Inc. + * SPDX-License-Identifier: GPL-2.0-or-later + * Written by Edgar E. Iglesias + */ + +#include "qemu/osdep.h" +#include "qemu/units.h" +#include "qemu/bitops.h" +#include "qapi/error.h" +#include "migration/vmstate.h" +#include "hw/sysbus.h" +#include "hw/register.h" +#include "hw/qdev-properties.h" +#include "hw/irq.h" +#include "hw/misc/xlnx-versal-xramc.h" + +#ifndef XLNX_XRAM_CTRL_ERR_DEBUG +#define XLNX_XRAM_CTRL_ERR_DEBUG 0 +#endif + +static void xram_update_irq(XlnxXramCtrl *s) +{ + bool pending =3D s->regs[R_XRAM_ISR] & ~s->regs[R_XRAM_IMR]; + qemu_set_irq(s->irq, pending); +} + +static void xram_isr_postw(RegisterInfo *reg, uint64_t val64) +{ + XlnxXramCtrl *s =3D XLNX_XRAM_CTRL(reg->opaque); + xram_update_irq(s); +} + +static uint64_t xram_ien_prew(RegisterInfo *reg, uint64_t val64) +{ + XlnxXramCtrl *s =3D XLNX_XRAM_CTRL(reg->opaque); + uint32_t val =3D val64; + + s->regs[R_XRAM_IMR] &=3D ~val; + xram_update_irq(s); + return 0; +} + +static uint64_t xram_ids_prew(RegisterInfo *reg, uint64_t val64) +{ + XlnxXramCtrl *s =3D XLNX_XRAM_CTRL(reg->opaque); + uint32_t val =3D val64; + + s->regs[R_XRAM_IMR] |=3D val; + xram_update_irq(s); + return 0; +} + +static const RegisterAccessInfo xram_ctrl_regs_info[] =3D { + { .name =3D "XRAM_ERR_CTRL", .addr =3D A_XRAM_ERR_CTRL, + .reset =3D 0xf, + .rsvd =3D 0xfffffff0, + },{ .name =3D "XRAM_ISR", .addr =3D A_XRAM_ISR, + .rsvd =3D 0xfffff800, + .w1c =3D 0x7ff, + .post_write =3D xram_isr_postw, + },{ .name =3D "XRAM_IMR", .addr =3D A_XRAM_IMR, + .reset =3D 0x7ff, + .rsvd =3D 0xfffff800, + .ro =3D 0x7ff, + },{ .name =3D "XRAM_IEN", .addr =3D A_XRAM_IEN, + .rsvd =3D 0xfffff800, + .pre_write =3D xram_ien_prew, + },{ .name =3D "XRAM_IDS", .addr =3D A_XRAM_IDS, + .rsvd =3D 0xfffff800, + .pre_write =3D xram_ids_prew, + },{ .name =3D "XRAM_ECC_CNTL", .addr =3D A_XRAM_ECC_CNTL, + .rsvd =3D 0xfffffff8, + },{ .name =3D "XRAM_CLR_EXE", .addr =3D A_XRAM_CLR_EXE, + .rsvd =3D 0xffffff00, + },{ .name =3D "XRAM_CE_FFA", .addr =3D A_XRAM_CE_FFA, + .rsvd =3D 0xfff00000, + .ro =3D 0xfffff, + },{ .name =3D "XRAM_CE_FFD0", .addr =3D A_XRAM_CE_FFD0, + .ro =3D 0xffffffff, + },{ .name =3D "XRAM_CE_FFD1", .addr =3D A_XRAM_CE_FFD1, + .ro =3D 0xffffffff, + },{ .name =3D "XRAM_CE_FFD2", .addr =3D A_XRAM_CE_FFD2, + .ro =3D 0xffffffff, + },{ .name =3D "XRAM_CE_FFD3", .addr =3D A_XRAM_CE_FFD3, + .ro =3D 0xffffffff, + },{ .name =3D "XRAM_CE_FFE", .addr =3D A_XRAM_CE_FFE, + .rsvd =3D 0xffff0000, + .ro =3D 0xffff, + },{ .name =3D "XRAM_UE_FFA", .addr =3D A_XRAM_UE_FFA, + .rsvd =3D 0xfff00000, + .ro =3D 0xfffff, + },{ .name =3D "XRAM_UE_FFD0", .addr =3D A_XRAM_UE_FFD0, + .ro =3D 0xffffffff, + },{ .name =3D "XRAM_UE_FFD1", .addr =3D A_XRAM_UE_FFD1, + .ro =3D 0xffffffff, + },{ .name =3D "XRAM_UE_FFD2", .addr =3D A_XRAM_UE_FFD2, + .ro =3D 0xffffffff, + },{ .name =3D "XRAM_UE_FFD3", .addr =3D A_XRAM_UE_FFD3, + .ro =3D 0xffffffff, + },{ .name =3D "XRAM_UE_FFE", .addr =3D A_XRAM_UE_FFE, + .rsvd =3D 0xffff0000, + .ro =3D 0xffff, + },{ .name =3D "XRAM_FI_D0", .addr =3D A_XRAM_FI_D0, + },{ .name =3D "XRAM_FI_D1", .addr =3D A_XRAM_FI_D1, + },{ .name =3D "XRAM_FI_D2", .addr =3D A_XRAM_FI_D2, + },{ .name =3D "XRAM_FI_D3", .addr =3D A_XRAM_FI_D3, + },{ .name =3D "XRAM_FI_SY", .addr =3D A_XRAM_FI_SY, + .rsvd =3D 0xffff0000, + },{ .name =3D "XRAM_RMW_UE_FFA", .addr =3D A_XRAM_RMW_UE_FFA, + .rsvd =3D 0xfff00000, + .ro =3D 0xfffff, + },{ .name =3D "XRAM_FI_CNTR", .addr =3D A_XRAM_FI_CNTR, + .rsvd =3D 0xff000000, + },{ .name =3D "XRAM_IMP", .addr =3D A_XRAM_IMP, + .reset =3D 0x4, + .rsvd =3D 0xfffffff0, + .ro =3D 0xf, + },{ .name =3D "XRAM_PRDY_DBG", .addr =3D A_XRAM_PRDY_DBG, + .reset =3D 0xffff, + .rsvd =3D 0xffff0000, + .ro =3D 0xffff, + },{ .name =3D "XRAM_SAFETY_CHK", .addr =3D A_XRAM_SAFETY_CHK, + } +}; + +static void xram_ctrl_reset_enter(Object *obj, ResetType type) +{ + XlnxXramCtrl *s =3D XLNX_XRAM_CTRL(obj); + unsigned int i; + + for (i =3D 0; i < ARRAY_SIZE(s->regs_info); ++i) { + register_reset(&s->regs_info[i]); + } + + ARRAY_FIELD_DP32(s->regs, XRAM_IMP, SIZE, s->cfg.encoded_size); +} + +static void xram_ctrl_reset_hold(Object *obj) +{ + XlnxXramCtrl *s =3D XLNX_XRAM_CTRL(obj); + + xram_update_irq(s); +} + +static const MemoryRegionOps xram_ctrl_ops =3D { + .read =3D register_read_memory, + .write =3D register_write_memory, + .endianness =3D DEVICE_LITTLE_ENDIAN, + .valid =3D { + .min_access_size =3D 4, + .max_access_size =3D 4, + }, +}; + +static void xram_ctrl_realize(DeviceState *dev, Error **errp) +{ + SysBusDevice *sbd =3D SYS_BUS_DEVICE(dev); + XlnxXramCtrl *s =3D XLNX_XRAM_CTRL(dev); + + switch (s->cfg.size) { + case 64 * KiB: + s->cfg.encoded_size =3D 0; + break; + case 128 * KiB: + s->cfg.encoded_size =3D 1; + break; + case 256 * KiB: + s->cfg.encoded_size =3D 2; + break; + case 512 * KiB: + s->cfg.encoded_size =3D 3; + break; + case 1 * MiB: + s->cfg.encoded_size =3D 4; + break; + default: + error_setg(errp, "Unsupported XRAM size %" PRId64, s->cfg.size); + return; + } + + memory_region_init_ram(&s->ram, OBJECT(s), + object_get_canonical_path_component(OBJECT(s)), + s->cfg.size, &error_fatal); + sysbus_init_mmio(sbd, &s->ram); +} + +static void xram_ctrl_init(Object *obj) +{ + XlnxXramCtrl *s =3D XLNX_XRAM_CTRL(obj); + SysBusDevice *sbd =3D SYS_BUS_DEVICE(obj); + RegisterInfoArray *reg_array; + + memory_region_init(&s->iomem, obj, TYPE_XLNX_XRAM_CTRL, + XRAM_CTRL_R_MAX * 4); + reg_array =3D + register_init_block32(DEVICE(obj), xram_ctrl_regs_info, + ARRAY_SIZE(xram_ctrl_regs_info), + s->regs_info, s->regs, + &xram_ctrl_ops, + XLNX_XRAM_CTRL_ERR_DEBUG, + XRAM_CTRL_R_MAX * 4); + memory_region_add_subregion(&s->iomem, + 0x0, + ®_array->mem); + sysbus_init_mmio(sbd, &s->iomem); + sysbus_init_irq(sbd, &s->irq); +} + +static const VMStateDescription vmstate_xram_ctrl =3D { + .name =3D TYPE_XLNX_XRAM_CTRL, + .version_id =3D 1, + .minimum_version_id =3D 1, + .fields =3D (VMStateField[]) { + VMSTATE_UINT32_ARRAY(regs, XlnxXramCtrl, XRAM_CTRL_R_MAX), + VMSTATE_END_OF_LIST(), + } +}; + +static Property xram_ctrl_properties[] =3D { + DEFINE_PROP_UINT64("size", XlnxXramCtrl, cfg.size, 1 * MiB), + DEFINE_PROP_END_OF_LIST(), +}; + +static void xram_ctrl_class_init(ObjectClass *klass, void *data) +{ + ResettableClass *rc =3D RESETTABLE_CLASS(klass); + DeviceClass *dc =3D DEVICE_CLASS(klass); + + dc->realize =3D xram_ctrl_realize; + dc->vmsd =3D &vmstate_xram_ctrl; + device_class_set_props(dc, xram_ctrl_properties); + + rc->phases.enter =3D xram_ctrl_reset_enter; + rc->phases.hold =3D xram_ctrl_reset_hold; +} + +static const TypeInfo xram_ctrl_info =3D { + .name =3D TYPE_XLNX_XRAM_CTRL, + .parent =3D TYPE_SYS_BUS_DEVICE, + .instance_size =3D sizeof(XlnxXramCtrl), + .class_init =3D xram_ctrl_class_init, + .instance_init =3D xram_ctrl_init, +}; + +static void xram_ctrl_register_types(void) +{ + type_register_static(&xram_ctrl_info); +} + +type_init(xram_ctrl_register_types) diff --git a/hw/misc/meson.build b/hw/misc/meson.build index 629283957f..fbc4789249 100644 --- a/hw/misc/meson.build +++ b/hw/misc/meson.build @@ -85,6 +85,7 @@ softmmu_ss.add(when: 'CONFIG_RASPI', if_true: files( )) softmmu_ss.add(when: 'CONFIG_SLAVIO', if_true: files('slavio_misc.c')) softmmu_ss.add(when: 'CONFIG_ZYNQ', if_true: files('zynq_slcr.c', 'zynq-xa= dc.c')) +softmmu_ss.add(when: 'CONFIG_XLNX_VERSAL', if_true: files('xlnx-versal-xra= mc.c')) softmmu_ss.add(when: 'CONFIG_STM32F2XX_SYSCFG', if_true: files('stm32f2xx_= syscfg.c')) softmmu_ss.add(when: 'CONFIG_STM32F4XX_SYSCFG', if_true: files('stm32f4xx_= syscfg.c')) softmmu_ss.add(when: 'CONFIG_STM32F4XX_EXTI', if_true: files('stm32f4xx_ex= ti.c')) --=20 2.25.1