From nobody Wed Nov 19 04:35:04 2025 Delivered-To: importer@patchew.org Authentication-Results: mx.zohomail.com; dkim=fail; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org ARC-Seal: i=1; a=rsa-sha256; t=1614312252; cv=none; d=zohomail.com; s=zohoarc; b=JnImMCPEMXdmAzYGEd+70U5qpRJW25H5crxTG0kTI9a3YVKuUlwSNSHaAfYFaPFIL8aBzH/MjDdXE3OTjSEMBCTtzzBgk9QtNY32w60v0n8PidP9O8j4WQGX1T16kQmm9pZi2l6rFR/U1ljJu2a1Hz2yx3IcaxUuudOZlQN/r8o= ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=zohomail.com; s=zohoarc; t=1614312252; h=Cc:Date:From:In-Reply-To:List-Subscribe:List-Post:List-Id:List-Archive:List-Help:List-Unsubscribe:Message-ID:References:Sender:Subject:To; bh=1Zn0tZ8xhql4GWQ2w8q0taRZB9BjchZT8TyOSfZwkfA=; b=dkLZt1y/bJEFFSy+3PKnYujegJe4AzXmW5p0Rs9TgpP9tK5IR/WsuQz08ThWtRA00bofDsGZPYSRaFWf7qvqeaed+5Pl8zcNG4rdo2PrXEghGWN74s79jcLOIoX8EbISPf0jWtf9PTbh3zU2+4bOSoFoMYaO1m4COh8M2c4J0pc= ARC-Authentication-Results: i=1; mx.zohomail.com; dkim=fail; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org Return-Path: Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) by mx.zohomail.com with SMTPS id 1614312252109834.1676193550637; Thu, 25 Feb 2021 20:04:12 -0800 (PST) Received: from localhost ([::1]:53692 helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1lFUMJ-0006WG-DY for importer@patchew.org; Thu, 25 Feb 2021 23:04:10 -0500 Received: from eggs.gnu.org ([2001:470:142:3::10]:36326) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1lFTl5-0003lY-L4 for qemu-devel@nongnu.org; Thu, 25 Feb 2021 22:25:39 -0500 Received: from mail-pf1-x431.google.com ([2607:f8b0:4864:20::431]:35788) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1lFTl2-000387-VG for qemu-devel@nongnu.org; Thu, 25 Feb 2021 22:25:39 -0500 Received: by mail-pf1-x431.google.com with SMTP id j24so5332649pfi.2 for ; Thu, 25 Feb 2021 19:25:35 -0800 (PST) Received: from frankchang-ThinkPad-T490.internal.sifive.com (114-34-229-221.HINET-IP.hinet.net. [114.34.229.221]) by smtp.gmail.com with ESMTPSA id p11sm7083709pjb.31.2021.02.25.19.25.32 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 25 Feb 2021 19:25:34 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=sifive.com; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=1Zn0tZ8xhql4GWQ2w8q0taRZB9BjchZT8TyOSfZwkfA=; b=ABzyycjQF12tcPyz5wzTcMrgXNrQpUlBdRUSRyYGin5jPWti1liBTeQCKsbhI4zyYg Y0mjwoXIEatN61IGjOvvG7mWpsPlvtjwT+1bABlcJuTY52ZmCqazp+8glRrfwIwnDcDN RY4te8i9F5KPQYkZurRyL+isVHEtKdyUGhYJ1J665XjNA66tFQncXcMuaY3IS5Rt5Hfp JzVm3sUseU4COgw4uqbBh6j1SLZcdTj0W/b9Qbg0/NfDMykT348hOB+4mT/msz6LMXJb T7BTQZ50X1Jbf8UuJx2U9Baow2UkQPQNTyQyp0Y6TJEFIDOae5eFHhpdFtCMNrK3Rll1 sn4A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=1Zn0tZ8xhql4GWQ2w8q0taRZB9BjchZT8TyOSfZwkfA=; b=dmG7B8+B7dGWvNqFfR4PpH4jBlscMvIsbW8eEHRFBhRmtMj3/5SCh+8yAzjWDBJAkL Be6ThPqcYLfz8bV01BswKSeh+MK+VhjePUBnpSg3S4UACAx4HgDup0LEijtBtOLZTMOw jSiwDOzLmNZSUiRjqNyXJ01DegcalPKxPZ7G4eIA+Jm7te0+DwxULPnJIfN/GtknWvHX Tt7Bf6aqqeXiVltYSDTWW98sgLTocJVSYJtmZNW2JUVmmIUVLqaF6nuH3v4wQAAQdKrG PPoLF9cBZrVuEaWxAUTnp/6iXVtav+ta1DgaaR7RItyLOk06sJI/Ffl9cydT4zcnr7pR 7k0w== X-Gm-Message-State: AOAM532XOBqgnAb8apnaty515F8RPCmC60YOC/uYCB/Pr6vZqIryy6ko eNCHW4rnr4Vk6oHYLFblzX+FBfRlXuJ05w== X-Google-Smtp-Source: ABdhPJwZbPUBqSa/QiabbJ7GK8fO7ZUf4osnB1IOdVa5gYuFgoHTEPEY2iuwYENOdNQop876E6HdrQ== X-Received: by 2002:a63:4504:: with SMTP id s4mr1041248pga.184.1614309934481; Thu, 25 Feb 2021 19:25:34 -0800 (PST) From: frank.chang@sifive.com To: qemu-devel@nongnu.org, qemu-riscv@nongnu.org Subject: [PATCH v7 69/75] target/riscv: rvv-1.0: floating-point reciprocal square-root estimate instruction Date: Fri, 26 Feb 2021 11:18:53 +0800 Message-Id: <20210226031902.23656-70-frank.chang@sifive.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20210226031902.23656-1-frank.chang@sifive.com> References: <20210226031902.23656-1-frank.chang@sifive.com> Received-SPF: pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; envelope-from=qemu-devel-bounces+importer=patchew.org@nongnu.org; helo=lists.gnu.org; Received-SPF: pass client-ip=2607:f8b0:4864:20::431; envelope-from=frank.chang@sifive.com; helo=mail-pf1-x431.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=unavailable autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.23 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: Sagar Karandikar , Frank Chang , Bastian Koppelmann , Richard Henderson , Alistair Francis , Palmer Dabbelt , LIU Zhiwei Errors-To: qemu-devel-bounces+importer=patchew.org@nongnu.org Sender: "Qemu-devel" X-ZohoMail-DKIM: fail (Header signature does not verify) Content-Transfer-Encoding: quoted-printable MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" From: Frank Chang Implement the floating-point reciprocal square-root estimate to 7 bits instruction. Signed-off-by: Frank Chang --- target/riscv/helper.h | 4 + target/riscv/insn32.decode | 1 + target/riscv/insn_trans/trans_rvv.c.inc | 1 + target/riscv/vector_helper.c | 183 ++++++++++++++++++++++++ 4 files changed, 189 insertions(+) diff --git a/target/riscv/helper.h b/target/riscv/helper.h index 78f330b949e..1be95ebd0aa 100644 --- a/target/riscv/helper.h +++ b/target/riscv/helper.h @@ -882,6 +882,10 @@ DEF_HELPER_5(vfsqrt_v_h, void, ptr, ptr, ptr, env, i32) DEF_HELPER_5(vfsqrt_v_w, void, ptr, ptr, ptr, env, i32) DEF_HELPER_5(vfsqrt_v_d, void, ptr, ptr, ptr, env, i32) =20 +DEF_HELPER_5(vfrsqrt7_v_h, void, ptr, ptr, ptr, env, i32) +DEF_HELPER_5(vfrsqrt7_v_w, void, ptr, ptr, ptr, env, i32) +DEF_HELPER_5(vfrsqrt7_v_d, void, ptr, ptr, ptr, env, i32) + DEF_HELPER_6(vfmin_vv_h, void, ptr, ptr, ptr, ptr, env, i32) DEF_HELPER_6(vfmin_vv_w, void, ptr, ptr, ptr, ptr, env, i32) DEF_HELPER_6(vfmin_vv_d, void, ptr, ptr, ptr, ptr, env, i32) diff --git a/target/riscv/insn32.decode b/target/riscv/insn32.decode index f670c1282d8..c1e896f6b84 100644 --- a/target/riscv/insn32.decode +++ b/target/riscv/insn32.decode @@ -535,6 +535,7 @@ vfwmsac_vf 111110 . ..... ..... 101 ..... 1010111 = @r_vm vfwnmsac_vv 111111 . ..... ..... 001 ..... 1010111 @r_vm vfwnmsac_vf 111111 . ..... ..... 101 ..... 1010111 @r_vm vfsqrt_v 010011 . ..... 00000 001 ..... 1010111 @r2_vm +vfrsqrt7_v 010011 . ..... 00100 001 ..... 1010111 @r2_vm vfmin_vv 000100 . ..... ..... 001 ..... 1010111 @r_vm vfmin_vf 000100 . ..... ..... 101 ..... 1010111 @r_vm vfmax_vv 000110 . ..... ..... 001 ..... 1010111 @r_vm diff --git a/target/riscv/insn_trans/trans_rvv.c.inc b/target/riscv/insn_tr= ans/trans_rvv.c.inc index 2a3a437168f..ca290469e23 100644 --- a/target/riscv/insn_trans/trans_rvv.c.inc +++ b/target/riscv/insn_trans/trans_rvv.c.inc @@ -2638,6 +2638,7 @@ static bool trans_##NAME(DisasContext *s, arg_rmr *a)= \ } =20 GEN_OPFV_TRANS(vfsqrt_v, opfv_check, RISCV_FRM_DYN) +GEN_OPFV_TRANS(vfrsqrt7_v, opfv_check, RISCV_FRM_DYN) =20 /* Vector Floating-Point MIN/MAX Instructions */ GEN_OPFVV_TRANS(vfmin_vv, opfvv_check) diff --git a/target/riscv/vector_helper.c b/target/riscv/vector_helper.c index efa32565d9a..471b07f4388 100644 --- a/target/riscv/vector_helper.c +++ b/target/riscv/vector_helper.c @@ -18,6 +18,7 @@ =20 #include "qemu/osdep.h" #include "qemu/host-utils.h" +#include "qemu/bitops.h" #include "cpu.h" #include "exec/memop.h" #include "exec/exec-all.h" @@ -3638,6 +3639,188 @@ GEN_VEXT_V_ENV(vfsqrt_v_h, 2, 2) GEN_VEXT_V_ENV(vfsqrt_v_w, 4, 4) GEN_VEXT_V_ENV(vfsqrt_v_d, 8, 8) =20 +/* + * Vector Floating-Point Reciprocal Square-Root Estimate Instruction + * + * Adapted from riscv-v-spec recip.cc: + * https://github.com/riscv/riscv-v-spec/blob/master/recip.cc + */ +static uint64_t frsqrt7(uint64_t f, int exp_size, int frac_size) +{ + bool sign =3D extract64(f, frac_size + exp_size, 1); + uint64_t exp =3D extract64(f, frac_size, exp_size); + uint64_t frac =3D extract64(f, 0, frac_size); + + const uint8_t lookup_table[] =3D { + 52, 51, 50, 48, 47, 46, 44, 43, + 42, 41, 40, 39, 38, 36, 35, 34, + 33, 32, 31, 30, 30, 29, 28, 27, + 26, 25, 24, 23, 23, 22, 21, 20, + 19, 19, 18, 17, 16, 16, 15, 14, + 14, 13, 12, 12, 11, 10, 10, 9, + 9, 8, 7, 7, 6, 6, 5, 4, + 4, 3, 3, 2, 2, 1, 1, 0, + 127, 125, 123, 121, 119, 118, 116, 114, + 113, 111, 109, 108, 106, 105, 103, 102, + 100, 99, 97, 96, 95, 93, 92, 91, + 90, 88, 87, 86, 85, 84, 83, 82, + 80, 79, 78, 77, 76, 75, 74, 73, + 72, 71, 70, 70, 69, 68, 67, 66, + 65, 64, 63, 63, 62, 61, 60, 59, + 59, 58, 57, 56, 56, 55, 54, 53 + }; + const int precision =3D 7; + + if (exp =3D=3D 0 && frac !=3D 0) { /* subnormal */ + /* Normalize the subnormal. */ + while (extract64(frac, frac_size - 1, 1) =3D=3D 0) { + exp--; + frac <<=3D 1; + } + + frac =3D (frac << 1) & MAKE_64BIT_MASK(0, frac_size); + } + + int idx =3D ((exp & 1) << (precision - 1)) | + (frac >> (frac_size - precision + 1)); + uint64_t out_frac =3D (uint64_t)(lookup_table[idx]) << + (frac_size - precision); + uint64_t out_exp =3D (3 * MAKE_64BIT_MASK(0, exp_size - 1) + ~exp) / 2; + + uint64_t val =3D 0; + val =3D deposit64(val, 0, frac_size, out_frac); + val =3D deposit64(val, frac_size, exp_size, out_exp); + val =3D deposit64(val, frac_size + exp_size, 1, sign); + return val; +} + +static float16 frsqrt7_h(float16 f, float_status *s) +{ + int exp_size =3D 5, frac_size =3D 10; + bool sign =3D float16_is_neg(f); + + /* + * frsqrt7(sNaN) =3D canonical NaN + * frsqrt7(-inf) =3D canonical NaN + * frsqrt7(-normal) =3D canonical NaN + * frsqrt7(-subnormal) =3D canonical NaN + */ + if (float16_is_signaling_nan(f, s) || + (float16_is_infinity(f) && sign) || + (float16_is_normal(f) && sign) || + (float16_is_zero_or_denormal(f) && !float16_is_zero(f) && sign= )) { + s->float_exception_flags |=3D float_flag_invalid; + return float16_default_nan(s); + } + + /* frsqrt7(qNaN) =3D canonical NaN */ + if (float16_is_quiet_nan(f, s)) { + return float16_default_nan(s); + } + + /* frsqrt7(+-0) =3D +-inf */ + if (float16_is_zero(f)) { + s->float_exception_flags |=3D float_flag_divbyzero; + return float16_set_sign(float16_infinity, sign); + } + + /* frsqrt7(+inf) =3D +0 */ + if (float16_is_infinity(f) && !sign) { + return float16_set_sign(float16_zero, sign); + } + + /* +normal, +subnormal */ + uint64_t val =3D frsqrt7(f, exp_size, frac_size); + return make_float16(val); +} + +static float32 frsqrt7_s(float32 f, float_status *s) +{ + int exp_size =3D 8, frac_size =3D 23; + bool sign =3D float32_is_neg(f); + + /* + * frsqrt7(sNaN) =3D canonical NaN + * frsqrt7(-inf) =3D canonical NaN + * frsqrt7(-normal) =3D canonical NaN + * frsqrt7(-subnormal) =3D canonical NaN + */ + if (float32_is_signaling_nan(f, s) || + (float32_is_infinity(f) && sign) || + (float32_is_normal(f) && sign) || + (float32_is_zero_or_denormal(f) && !float32_is_zero(f) && sign= )) { + s->float_exception_flags |=3D float_flag_invalid; + return float32_default_nan(s); + } + + /* frsqrt7(qNaN) =3D canonical NaN */ + if (float32_is_quiet_nan(f, s)) { + return float32_default_nan(s); + } + + /* frsqrt7(+-0) =3D +-inf */ + if (float32_is_zero(f)) { + s->float_exception_flags |=3D float_flag_divbyzero; + return float32_set_sign(float32_infinity, sign); + } + + /* frsqrt7(+inf) =3D +0 */ + if (float32_is_infinity(f) && !sign) { + return float32_set_sign(float32_zero, sign); + } + + /* +normal, +subnormal */ + uint64_t val =3D frsqrt7(f, exp_size, frac_size); + return make_float32(val); +} + +static float64 frsqrt7_d(float64 f, float_status *s) +{ + int exp_size =3D 11, frac_size =3D 52; + bool sign =3D float64_is_neg(f); + + /* + * frsqrt7(sNaN) =3D canonical NaN + * frsqrt7(-inf) =3D canonical NaN + * frsqrt7(-normal) =3D canonical NaN + * frsqrt7(-subnormal) =3D canonical NaN + */ + if (float64_is_signaling_nan(f, s) || + (float64_is_infinity(f) && sign) || + (float64_is_normal(f) && sign) || + (float64_is_zero_or_denormal(f) && !float64_is_zero(f) && sign= )) { + s->float_exception_flags |=3D float_flag_invalid; + return float64_default_nan(s); + } + + /* frsqrt7(qNaN) =3D canonical NaN */ + if (float64_is_quiet_nan(f, s)) { + return float64_default_nan(s); + } + + /* frsqrt7(+-0) =3D +-inf */ + if (float64_is_zero(f)) { + s->float_exception_flags |=3D float_flag_divbyzero; + return float64_set_sign(float64_infinity, sign); + } + + /* frsqrt7(+inf) =3D +0 */ + if (float64_is_infinity(f) && !sign) { + return float64_set_sign(float64_zero, sign); + } + + /* +normal, +subnormal */ + uint64_t val =3D frsqrt7(f, exp_size, frac_size); + return make_float64(val); +} + +RVVCALL(OPFVV1, vfrsqrt7_v_h, OP_UU_H, H2, H2, frsqrt7_h) +RVVCALL(OPFVV1, vfrsqrt7_v_w, OP_UU_W, H4, H4, frsqrt7_s) +RVVCALL(OPFVV1, vfrsqrt7_v_d, OP_UU_D, H8, H8, frsqrt7_d) +GEN_VEXT_V_ENV(vfrsqrt7_v_h, 2, 2) +GEN_VEXT_V_ENV(vfrsqrt7_v_w, 4, 4) +GEN_VEXT_V_ENV(vfrsqrt7_v_d, 8, 8) + /* Vector Floating-Point MIN/MAX Instructions */ RVVCALL(OPFVV2, vfmin_vv_h, OP_UUU_H, H2, H2, H2, float16_minnum_noprop) RVVCALL(OPFVV2, vfmin_vv_w, OP_UUU_W, H4, H4, H4, float32_minnum_noprop) --=20 2.17.1