From nobody Wed Nov 19 00:15:56 2025 Delivered-To: importer@patchew.org Received-SPF: pass (zohomail.com: domain of _spf.google.com designates 209.85.128.41 as permitted sender) client-ip=209.85.128.41; envelope-from=philippe.mathieu.daude@gmail.com; helo=mail-wm1-f41.google.com; Authentication-Results: mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of _spf.google.com designates 209.85.128.41 as permitted sender) smtp.mailfrom=philippe.mathieu.daude@gmail.com ARC-Seal: i=1; a=rsa-sha256; t=1613326659; cv=none; d=zohomail.com; s=zohoarc; b=h4M07wMV1N0LVsTB1hL69G7AHhuRU+SzeDuNXF8lELGbGqLe21fUtcRDDuUEuPiy00A3FVqCPu4COqSVWR3C39+eY+/Y5a96KxgdhcDCidFqgP+d0H6qne46AcD/lGD7oNYBEEfyBNwcbZfrM5Eziz+wIwS8K7cWluk4kATHgtY= ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=zohomail.com; s=zohoarc; t=1613326659; h=Content-Type:Content-Transfer-Encoding:Cc:Date:From:In-Reply-To:MIME-Version:Message-ID:References:Sender:Subject:To; bh=w8KBiau7pxpcFArtHKInYNOJC++ctebYYHvQWPSfPYU=; b=IZ5jczNPiLqiVBKLAco6PL72zCtI1yYtDr/iuW1WgM57SITwWmpxjPTmGqKx0pWJ58HXvg53VOxNGNFlbTgcDdS7OoEHbIjp/5oHuqq13n6F8p7M69aRLQqvpkaNN99FDDwp+vtK4hSwimEgMxqKa956rZw9cuyLmQSN7Q1sZ/g= ARC-Authentication-Results: i=1; mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of _spf.google.com designates 209.85.128.41 as permitted sender) smtp.mailfrom=philippe.mathieu.daude@gmail.com Received: from mail-wm1-f41.google.com (mail-wm1-f41.google.com [209.85.128.41]) by mx.zohomail.com with SMTPS id 1613326659361128.76668035729745; Sun, 14 Feb 2021 10:17:39 -0800 (PST) Received: by mail-wm1-f41.google.com with SMTP id h67so1036626wmh.1 for ; Sun, 14 Feb 2021 10:17:38 -0800 (PST) Return-Path: Return-Path: Received: from localhost.localdomain (68.red-83-57-175.dynamicip.rima-tde.net. [83.57.175.68]) by smtp.gmail.com with ESMTPSA id z63sm22397684wme.8.2021.02.14.10.01.43 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 14 Feb 2021 10:01:44 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=sender:from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=w8KBiau7pxpcFArtHKInYNOJC++ctebYYHvQWPSfPYU=; b=HFdo+YCVCeJ/csdY//CBARPlfmAksJ1IKm2NJZifRVqfWyruj2TJ9kwxnMoTNB9HHi UakyMFbl+3cr1hjhKAF+mcj6W+K4BVGRc95ylg1HAARrzwjujNm5VoYB5pDcgco8j816 cC8svLcDPDPV5jPJ90YO6KhAbb7aBMkLYrJzPKXgpDPvEqWVBGTcbubvu8r3rUPALBQf elkDo9UaZvikzKnFEqzpEXrxrZyc7VQNMJhxdk/l8mPPz6+8/r4aq+bKqFK9cQSGtqQC gSN5jdj36O3L+Msu+G1FI1YdimVQ749/TnRxFkmt9skbLb/401kD4MKWa9eGoIYvnq/N 3hbQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:sender:from:to:cc:subject:date:message-id :in-reply-to:references:mime-version:content-transfer-encoding; bh=w8KBiau7pxpcFArtHKInYNOJC++ctebYYHvQWPSfPYU=; b=d49iC6bCFsVFReZ1G7tBN02rhsnPtfttG8oh8B63NZyFV58wrk7GMufWF4B4cMrLtS HNyW9p4LEz1eHi6OWwWuGWpc7v3EoahipiXTM2e9B9kAE1VosFUt0Qaljhhf4gIUANdG RwLNNjDkmPDYdduDWLhcO8xTcOrheHqZG873SfTqVF2/07Ocwzh29Ld22B0bA4F6A0j8 m7/D8ednTT4plTm08nFlukHiVx+CzP3QvPJk3OYi79dXvkcRvsELH3OAQkRRWrMw9xAI HWK7bmRUZwM6k4ATdvDFj6jyXUR29PWBMZdhKxDAppMSpQK9fjRrEO343QoL+goisTbV +9aQ== X-Gm-Message-State: AOAM531dmETBoPZ8x636OLqjQoZj9uD1wsi32zHzUyYrRdPYtDq4Pxkw x5M4B1tkRLHEqnwhVTzHi3O9QEd+g7g= X-Google-Smtp-Source: ABdhPJxQJdlN7FbDv8GKNWVb5qfez/7eV3JRoX5jnu0HHpAr4+3zZSIfv7ZprKR5KiwDXqwISbGiHQ== X-Received: by 2002:a05:600c:33a7:: with SMTP id o39mr11131253wmp.10.1613325705039; Sun, 14 Feb 2021 10:01:45 -0800 (PST) Sender: =?UTF-8?Q?Philippe_Mathieu=2DDaud=C3=A9?= From: =?UTF-8?q?Philippe=20Mathieu-Daud=C3=A9?= To: qemu-devel@nongnu.org Cc: Fredrik Noring , Laurent Vivier , Jiaxun Yang , =?UTF-8?q?Alex=20Benn=C3=A9e?= , =?UTF-8?q?Philippe=20Mathieu-Daud=C3=A9?= , "Maciej W. Rozycki" , Thomas Huth , Aurelien Jarno , Richard Henderson , Aleksandar Rikalo Subject: [RFC PATCH 30/42] target/mips: Reintroduce the R5900 CPU Date: Sun, 14 Feb 2021 18:59:00 +0100 Message-Id: <20210214175912.732946-31-f4bug@amsat.org> X-Mailer: git-send-email 2.26.2 In-Reply-To: <20210214175912.732946-1-f4bug@amsat.org> References: <20210214175912.732946-1-f4bug@amsat.org> MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable X-ZohoMail-DKIM: pass (identity @gmail.com) Now that we have the minimum prerequisites to support the R5900 CPU, we can reintroduce it. While we are reverting commit 823f2897bdd ("Disable R5900 support"), we effectively cherry-pick commit ed4f49ba9bb ("target/mips: Define the R5900 CPU"). This reverts commit 823f2897bdd78185f3ba33292a25105ba8bad1b5. Signed-off-by: Philippe Mathieu-Daud=C3=A9 Reviewed-by: Richard Henderson --- target/mips/cpu-defs.c.inc | 59 ++++++++++++++++++++++++++++++++++++++ 1 file changed, 59 insertions(+) diff --git a/target/mips/cpu-defs.c.inc b/target/mips/cpu-defs.c.inc index e03b2a998cd..1a73b5409f0 100644 --- a/target/mips/cpu-defs.c.inc +++ b/target/mips/cpu-defs.c.inc @@ -411,6 +411,65 @@ const mips_def_t mips_defs[] =3D .insn_flags =3D CPU_MIPS32R5, .mmu_type =3D MMU_TYPE_R4000, }, + { + /* + * The Toshiba TX System RISC TX79 Core Architecture manual + * + * https://wiki.qemu.org/File:C790.pdf + * + * describes the C790 processor that is a follow-up to the R5900. + * There are a few notable differences in that the R5900 FPU + * + * - is not IEEE 754-1985 compliant, + * - does not implement double format, and + * - its machine code is nonstandard. + */ + .name =3D "R5900", + .CP0_PRid =3D 0x00002E00, + /* No L2 cache, icache size 32k, dcache size 32k, uncached coheren= cy. */ + .CP0_Config0 =3D (0x3 << 9) | (0x3 << 6) | (0x2 << CP0C0_K0), + .CP0_Status_rw_bitmask =3D 0xF4C79C1F, +#ifdef CONFIG_USER_ONLY + /* + * R5900 hardware traps to the Linux kernel for IEEE 754-1985 and = LL/SC + * emulation. For user only, QEMU is the kernel, so we emulate the= traps + * by simply emulating the instructions directly. + * + * Note: Config1 is only used internally, the R5900 has only Confi= g0. + */ + .CP0_Config1 =3D (1 << CP0C1_FP) | (47 << CP0C1_MMU), + .CP0_LLAddr_rw_bitmask =3D 0xFFFFFFFF, + .CP0_LLAddr_shift =3D 4, + .CP1_fcr0 =3D (0x38 << FCR0_PRID) | (0x0 << FCR0_REV), + .CP1_fcr31 =3D 0, + .CP1_fcr31_rw_bitmask =3D 0x0183FFFF, +#else + /* + * The R5900 COP1 FPU implements single-precision floating-point + * operations but is not entirely IEEE 754-1985 compatible. In + * particular, + * + * - NaN (not a number) and +/- infinities are not supported; + * - exception mechanisms are not fully supported; + * - denormalized numbers are not supported; + * - rounding towards nearest and +/- infinities are not supported; + * - computed results usually differs in the least significant bit; + * - saturations can differ more than the least significant bit. + * + * Since only rounding towards zero is supported, the two least + * significant bits of FCR31 are hardwired to 01. + * + * FPU emulation is disabled here until it is implemented. + * + * Note: Config1 is only used internally, the R5900 has only Confi= g0. + */ + .CP0_Config1 =3D (47 << CP0C1_MMU), +#endif /* !CONFIG_USER_ONLY */ + .SEGBITS =3D 32, + .PABITS =3D 32, + .insn_flags =3D CPU_MIPS3 | INSN_R5900 | ASE_MMI, + .mmu_type =3D MMU_TYPE_R4000, + }, { /* A generic CPU supporting MIPS32 Release 6 ISA. FIXME: Support IEEE 754-2008 FP. --=20 2.26.2