From nobody Sat Feb 7 06:21:22 2026 Delivered-To: importer@patchew.org Authentication-Results: mx.zohomail.com; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org ARC-Seal: i=1; a=rsa-sha256; t=1612192998; cv=none; d=zohomail.com; s=zohoarc; b=XM+7Caf9dQMVQmUdMPY6f9ke4BeWHRnRne8PpjgQPEAb5HG5kF9r0YZwiA1whF8XbDDZyIijUA/OnjK2y9fZey0LJuVnqBQlZIExyWjKyeGxK4iXCQ0v59zCWt2JR31l3vQ3XM+v+H+wT1jhfw487hb0sJDXYP9vHhp03c0f2uI= ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=zohomail.com; s=zohoarc; t=1612192998; h=Content-Type:Content-Transfer-Encoding:Cc:Date:From:In-Reply-To:List-Subscribe:List-Post:List-Id:List-Archive:List-Help:List-Unsubscribe:MIME-Version:Message-ID:References:Sender:Subject:To; bh=B2/j2Z3kkdIVnYIxjD28YvbG0+WhAWuMUKDaqcXgxC4=; b=JICk8IrW5RmORpicb7qkMlfYi9tpiCod0+DTCch3LACOtHwfga/eavjatNZd1iYjZLE32yTGXassCa2tw2CMMy+6s11EAHxa1RSl5eQX4FHlhQZlmUlqA0U+JyLDqftIxRbhOaQRuB9aza4Luc2/Cb411RZb11U38MLVDI0cec0= ARC-Authentication-Results: i=1; mx.zohomail.com; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org Return-Path: Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) by mx.zohomail.com with SMTPS id 1612192998643763.2889402927548; Mon, 1 Feb 2021 07:23:18 -0800 (PST) Received: from localhost ([::1]:37278 helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1l6b2r-0006Gi-FQ for importer@patchew.org; Mon, 01 Feb 2021 10:23:17 -0500 Received: from eggs.gnu.org ([2001:470:142:3::10]:36472) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1l6b11-0004SI-2O for qemu-devel@nongnu.org; Mon, 01 Feb 2021 10:21:23 -0500 Received: from frasgout.his.huawei.com ([185.176.79.56]:2085) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1l6b0x-0003WJ-Ok for qemu-devel@nongnu.org; Mon, 01 Feb 2021 10:21:22 -0500 Received: from fraeml740-chm.china.huawei.com (unknown [172.18.147.226]) by frasgout.his.huawei.com (SkyGuard) with ESMTP id 4DTs3n6lVzz67flr; Mon, 1 Feb 2021 23:16:37 +0800 (CST) Received: from lhreml710-chm.china.huawei.com (10.201.108.61) by fraeml740-chm.china.huawei.com (10.206.15.221) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2106.2; Mon, 1 Feb 2021 16:21:13 +0100 Received: from lhrphicprd00229.huawei.com (10.123.41.22) by lhreml710-chm.china.huawei.com (10.201.108.61) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2106.2; Mon, 1 Feb 2021 15:21:13 +0000 From: Jonathan Cameron To: Subject: [RFC PATCH 3/4] hw/cxl/cxl-cdat: Initial CDAT implementation for use by CXL devices Date: Mon, 1 Feb 2021 23:16:28 +0800 Message-ID: <20210201151629.29656-4-Jonathan.Cameron@huawei.com> X-Mailer: git-send-email 2.19.1 In-Reply-To: <20210201151629.29656-1-Jonathan.Cameron@huawei.com> References: <20210201151629.29656-1-Jonathan.Cameron@huawei.com> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-Originating-IP: [10.123.41.22] X-ClientProxiedBy: lhreml751-chm.china.huawei.com (10.201.108.201) To lhreml710-chm.china.huawei.com (10.201.108.61) X-CFilter-Loop: Reflected Received-SPF: pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; envelope-from=qemu-devel-bounces+importer=patchew.org@nongnu.org; helo=lists.gnu.org; Received-SPF: pass client-ip=185.176.79.56; envelope-from=jonathan.cameron@huawei.com; helo=frasgout.his.huawei.com X-Spam_score_int: -18 X-Spam_score: -1.9 X-Spam_bar: - X-Spam_report: (-1.9 / 5.0 requ) BAYES_00=-1.9, RCVD_IN_MSPIKE_H2=-0.001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.23 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: Thomas Huth , Ben Widawsky , "Michael S . Tsirkin" , Jonathan Cameron , Vishal Verma , f.fangjian@huawei.com, Chris Browy , f4bug@amsat.org, linuxarm@openeuler.org, jcm@redhat.com, Prashant V Agarwal , Igor Mammedov , Dan Williams Errors-To: qemu-devel-bounces+importer=patchew.org@nongnu.org Sender: "Qemu-devel" Content-Type: text/plain; charset="utf-8" CDAT is an ACPI like format defined by the CXL consortium. It is available from https://www.uefi.org/node/4093 Here support for managing all the entires is introduced, along with an implementation of a callback for a DOE mailbox which may be used to read these values from CXL hardware by either firmware or an OS. Signed-off-by: Jonathan Cameron --- hw/cxl/cxl-cdat.c | 252 ++++++++++++++++++++++++++++++++++++++ hw/cxl/meson.build | 1 + include/hw/cxl/cxl_cdat.h | 101 +++++++++++++++ 3 files changed, 354 insertions(+) diff --git a/hw/cxl/cxl-cdat.c b/hw/cxl/cxl-cdat.c new file mode 100644 index 0000000000..6ed4c15cc0 --- /dev/null +++ b/hw/cxl/cxl-cdat.c @@ -0,0 +1,252 @@ +/* + * Support for CDAT entires as defined in + * Coherent Device Attribute Table (CDAT) Specification rev 1.02 + * Available from uefi.org. + * + * Copyright (c) 2021 Jonathan Cameron + * + * This work is licensed under the terms of the GNU GPL, version 2 or late= r. + * See the COPYING file in the top-level directory. + */ +#include "qemu/osdep.h" +#include "qemu/units.h" +#include "qemu/error-report.h" +#include "hw/mem/memory-device.h" +#include "hw/mem/pc-dimm.h" +#include "hw/pci/pci.h" +#include "hw/pci/doe.h" +#include "hw/qdev-properties.h" +#include "qapi/error.h" +#include "qemu/log.h" +#include "qemu/module.h" +#include "qemu/range.h" +#include "qemu/rcu.h" +#include "sysemu/hostmem.h" +#include "sysemu/numa.h" +#include "hw/cxl/cxl.h" + +void cdat_add_dsmas(CXLCDAT *cdat, uint8_t dsmad_handle, uint8_t flags, + uint64_t dpa_base, uint64_t dpa_length) +{ + struct cxl_cdat_dsmas *dsmas =3D g_malloc0(sizeof(*dsmas)); + dsmas->dsmad_handle =3D dsmad_handle; + dsmas->flags =3D flags; + dsmas->dpa_base =3D dpa_base; + dsmas->dpa_length =3D dpa_length; + cdat->dsmas_list =3D g_list_append(cdat->dsmas_list, dsmas); +} + +void cdat_add_dslbis(CXLCDAT *cdat, uint8_t handle, uint8_t flags, + uint8_t data_type, uint64_t base_unit, + uint16_t entry0, uint16_t entry1, uint16_t entry2) +{ + struct cxl_cdat_dslbis *dslbis =3D g_malloc0(sizeof(*dslbis)); + dslbis->handle =3D handle; + dslbis->flags =3D flags; + dslbis->data_type =3D data_type; + dslbis->entry_base_unit =3D base_unit; + dslbis->entries[0] =3D entry0; + dslbis->entries[1] =3D entry1; + dslbis->entries[2] =3D entry2; + cdat->dslbis_list =3D g_list_append(cdat->dslbis_list, dslbis); +} + +void cdat_add_dsmscis(CXLCDAT *cdat, uint8_t dsmas_handle, + uint64_t memory_sc_size, uint64_t cache_attrs) +{ + struct cxl_cdat_dsmscis *dsmscis =3D g_malloc(sizeof(*dsmscis)); + dsmscis->dsmas_handle =3D dsmas_handle; + dsmscis->memory_side_cache_size =3D memory_sc_size; + dsmscis->cache_attributes =3D cache_attrs; + cdat->dsmscis_list =3D g_list_append(cdat->dsmscis_list, dsmscis); +} + +void cdat_add_dsis(CXLCDAT *cdat, uint8_t flags, uint8_t handle) +{ + struct cxl_cdat_dsis *dsis =3D g_malloc(sizeof(*dsis)); + dsis->flags =3D flags; + dsis->handle =3D handle; + cdat->dsis_list =3D g_list_append(cdat->dsis_list, dsis); +} + +void cdat_add_dsemts(CXLCDAT *cdat, uint8_t dsmas_handle, + uint8_t efi_mem_type_attr, uint64_t dpa_offset, + uint64_t dpa_length) +{ + struct cxl_cdat_dsemts *dsemts =3D g_malloc(sizeof(*dsemts)); + dsemts->dsmas_handle =3D dsmas_handle; + dsemts->efi_mem_type_attr =3D efi_mem_type_attr; + dsemts->dpa_offset =3D dpa_offset; + dsemts->dpa_length =3D dpa_length; + cdat->dsemts_list =3D g_list_append(cdat->dsemts_list, dsemts); +} + +struct cxl_cdat_sslbis *cdat_add_sslbis(CXLCDAT *cdat, uint8_t num_entries, + uint8_t data_type, uint64_t base_u= nit) +{ + struct cxl_cdat_sslbis *sslbis =3D + g_malloc(sizeof(*sslbis) + num_entries * sizeof(sslbis->entries[0]= )); + sslbis->num_entries =3D num_entries; + sslbis->data_type =3D data_type; + sslbis->base_unit =3D base_unit; + cdat->sslbis_list =3D g_list_append(cdat->sslbis_list, sslbis); + return sslbis; +} + +int cdata_sslbis_set_entry(struct cxl_cdat_sslbis *sslbis, uint8_t index, + uint16_t portx, uint16_t porty, uint16_t val) +{ + struct cxl_cdat_sslbis_entry *entry; + if (index >=3D sslbis->num_entries) { + return -1; + } + entry =3D &sslbis->entries[index]; + entry->port_x_id =3D portx; + entry->port_y_id =3D porty; + entry->val =3D val; + return 0; +} + +int cxl_table_access(PCIEDOE *doe, uint16_t vendor_id, uint8_t object_type, + void *priv) +{ + uint8_t table_type; + int total_entries; + uint16_t entry_handle; + CXLCDAT *cdat =3D priv; + uint16_t next_entry; + + if (doe->req_length !=3D 3) { + /* optional error for unexpected command length */ + return -1; + } + + if ((doe->store[2] & CXL_DOE_TABLE_ACCESS_DW2_RCODE) !=3D 0) { + /* + * Only table access code currently supported. + * Error indication is lack of Data Object Ready + */ + return -1; + } + + table_type =3D (doe->store[2] & CXL_DOE_TABLE_ACCESS_DW2_TYPE) >> + ctz32(CXL_DOE_TABLE_ACCESS_DW2_TYPE); + if (table_type !=3D 0) { + /* Unsuported table ID so just don't set Data Object Ready */ + return -1; + } + entry_handle =3D (doe->store[2] & CXL_DOE_TABLE_ACCESS_DW2_ENTRYHANDLE= ) >> + ctz32(CXL_DOE_TABLE_ACCESS_DW2_ENTRYHANDLE); + + /* Assume entry handle =3D=3D CDAT structure index */ + total_entries =3D g_list_length(cdat->dsmas_list) + + g_list_length(cdat->dslbis_list) + + g_list_length(cdat->dsmscis_list) + + g_list_length(cdat->dsis_list) + + g_list_length(cdat->dsemts_list) + + g_list_length(cdat->sslbis_list); + if (entry_handle + 1 =3D=3D total_entries) { + next_entry =3D 0xFFFF; + } else { + next_entry =3D entry_handle + 1; + } + + if (entry_handle < g_list_length(cdat->dsmas_list)) { + const int dsmas_len =3D 24; + struct cxl_cdat_dsmas *dsmas =3D + g_list_nth_data(cdat->dsmas_list, entry_handle); + + doe->store[1] =3D 3 + dsmas_len / sizeof(uint32_t); + doe->store[2] =3D next_entry << 16; + doe->store[3] =3D (dsmas_len << 16) | CXL_CDAT_DSMAS_TYPE; + + /* cxl version of proximity domain */ + doe->store[4] =3D dsmas->dsmad_handle; + /* flags in 2nd byte of [4] (bit 2 is non volatile) */ + doe->store[4] |=3D (dsmas->flags << 8); + doe->store[5] =3D dsmas->dpa_base & 0xFFFFFFFF; + doe->store[6] =3D (dsmas->dpa_base >> 32) & 0xFFFFFFFF; + doe->store[7] =3D dsmas->dpa_length & 0xFFFFFFFF; + doe->store[8] =3D (dsmas->dpa_length >> 32) & 0xFFFFFFFF; + return 0; + } + entry_handle -=3D g_list_length(cdat->dsmas_list); + if (entry_handle < g_list_length(cdat->dslbis_list)) { + const int dslbis_len =3D 24; + struct cxl_cdat_dslbis *dslbis =3D + g_list_nth_data(cdat->dslbis_list, entry_handle); + + doe->store[1] =3D 3 + dslbis_len / sizeof(uint32_t); + doe->store[2] =3D next_entry << 16; + doe->store[3] =3D (dslbis_len << 16) | CXL_CDAT_DSLBIS_TYPE; + + doe->store[4] =3D (dslbis->data_type << 24) | (dslbis->flags << 8)= | + dslbis->handle; + doe->store[5] =3D dslbis->entry_base_unit & 0xFFFFFFFF; + doe->store[6] =3D (dslbis->entry_base_unit >> 32) & 0xFFFFFFFF; + doe->store[7] =3D (dslbis->entries[1] << 16) | dslbis->entries[0]; + doe->store[8] =3D dslbis->entries[2]; + return 0; + } + entry_handle -=3D g_list_length(cdat->dslbis_list); + if (entry_handle < g_list_length(cdat->dsmscis_list)) { + const int dsmscis_len =3D 20; + struct cxl_cdat_dsmscis *dsmscis =3D + g_list_nth_data(cdat->dsmscis_list, entry_handle); + + doe->store[1] =3D 3 + dsmscis_len / sizeof(uint32_t); + doe->store[2] =3D next_entry << 16; + doe->store[3] =3D (dsmscis_len << 16) | CXL_CDAT_DSMSCIS_TYPE; + doe->store[4] =3D dsmscis->dsmas_handle; + doe->store[5] =3D dsmscis->memory_side_cache_size & 0xffffffff; + doe->store[6] =3D (dsmscis->memory_side_cache_size >> 32) & 0xffff= ffff; + doe->store[7] =3D dsmscis->cache_attributes; + } + entry_handle -=3D g_list_length(cdat->dsmscis_list); + if (entry_handle < g_list_length(cdat->dsis_list)) { + const int dsis_len =3D 8; + struct cxl_cdat_dsis *dsis =3D + g_list_nth_data(cdat->dsis_list, entry_handle); + + doe->store[1] =3D 3 + dsis_len / sizeof(uint32_t); + doe->store[2] =3D next_entry << 16; + doe->store[3] =3D (dsis_len << 16) | CXL_CDAT_DSMSCIS_TYPE; + doe->store[4] =3D (dsis->handle << 8) | dsis->flags; + } + entry_handle -=3D g_list_length(cdat->dsis_list); + if (entry_handle < g_list_length(cdat->dsemts_list)) { + const int dsemts_len =3D 24; + struct cxl_cdat_dsemts *dsemts =3D + g_list_nth_data(cdat->dsemts_list, entry_handle); + + doe->store[1] =3D 3 + dsemts_len / sizeof(uint32_t); + doe->store[2] =3D next_entry << 16; + doe->store[3] =3D (dsemts_len << 16) | CXL_CDAT_DSEMTS_TYPE; + doe->store[4] =3D (dsemts->efi_mem_type_attr << 8) | dsemts->dsmas= _handle; + doe->store[5] =3D dsemts->dpa_offset & 0xffffffff; + doe->store[6] =3D (dsemts->dpa_offset >> 32) & 0xffffffff; + doe->store[7] =3D dsemts->dpa_length & 0xffffffff; + doe->store[8] =3D (dsemts->dpa_length >> 32) & 0xffffffff; + } + entry_handle -=3D g_list_length(cdat->dsemts_list); + if (entry_handle < g_list_length(cdat->sslbis_list)) { + struct cxl_cdat_sslbis *sslbis =3D + g_list_nth_data(cdat->sslbis_list, entry_handle); + int sslbis_len =3D 16 + 8 * sslbis->num_entries; + int i; + + doe->store[1] =3D 3 + sslbis_len / sizeof(uint32_t); + doe->store[2] =3D next_entry << 16; + doe->store[3] =3D (sslbis_len << 16) | CXL_CDAT_SSLBIS_TYPE; + doe->store[4] =3D sslbis->data_type; + doe->store[5] =3D sslbis->base_unit & 0xffffffff; + doe->store[6] =3D (sslbis->base_unit >> 32) & 0xffffffff; + for (i =3D 0; i < sslbis->num_entries; i++) { + doe->store[7 + i * 2] =3D (sslbis->entries[i].port_y_id << 8) | + sslbis->entries[i].port_x_id; + doe->store[7 + i * 2 + 1] =3D sslbis->entries[i].val; + } + } + + return -1; +} diff --git a/hw/cxl/meson.build b/hw/cxl/meson.build index 0eca715d10..9e2e5f4094 100644 --- a/hw/cxl/meson.build +++ b/hw/cxl/meson.build @@ -2,4 +2,5 @@ softmmu_ss.add(when: 'CONFIG_CXL', if_true: files( 'cxl-component-utils.c', 'cxl-device-utils.c', 'cxl-mailbox-utils.c', + 'cxl-cdat.c', )) diff --git a/include/hw/cxl/cxl_cdat.h b/include/hw/cxl/cxl_cdat.h new file mode 100644 index 0000000000..d0226c463c --- /dev/null +++ b/include/hw/cxl/cxl_cdat.h @@ -0,0 +1,101 @@ +/* + * Support for CDAT entires as defined in + * Coherent Device Attribute Table (CDAT) Specification rev 1.02 + * Available from uefi.org. + * + * Copyright (c) 2021 Jonathan Cameron + * + * This work is licensed under the terms of the GNU GPL, version 2 or late= r. + * See the COPYING file in the top-level directory. + */ +#ifndef QEMU_CXL_CDAT_H +#define QEMU_CXL_CDAT_H +#include "hw/pci/doe.h" +/* DW2 is common to the request and response */ +#define CXL_DOE_TABLE_ACCESS_DW2_RCODE 0x000000ff +#define CXL_DOE_TABLE_ACCESS_DW2_TYPE 0x0000ff00 +#define CXL_DOE_TABLE_ACCESS_DW2_ENTRYHANDLE 0xffff0000 + +#define CXL_CDAT_DSMAS_TYPE 0 +#define CXL_CDAT_DSLBIS_TYPE 1 +#define CXL_CDAT_DSMSCIS_TYPE 2 +#define CXL_CDAT_DSIS_TYPE 3 +#define CXL_CDAT_DSEMTS_TYPE 4 +#define CXL_CDAT_SSLBIS_TYPE 5 + +struct cxl_cdat_dsmas { + uint8_t dsmad_handle; + uint8_t flags; +#define CDAT_DSMAS_FLAG_NV (1 << 2) + uint64_t dpa_base; + uint64_t dpa_length; +}; + +struct cxl_cdat_dslbis { + uint8_t handle; + uint8_t flags; + uint8_t data_type; + uint64_t entry_base_unit; + uint16_t entries[3]; /* 6 bytes */ +}; + +struct cxl_cdat_dsmscis { + uint8_t dsmas_handle; + uint64_t memory_side_cache_size; + uint32_t cache_attributes; +}; + +struct cxl_cdat_dsis { + uint8_t flags; +#define CDAT_DSIS_MEMORY_ATTACHED 0x01 + uint8_t handle; +}; + +struct cxl_cdat_dsemts { + uint8_t dsmas_handle; + uint8_t efi_mem_type_attr; + uint64_t dpa_offset; + uint64_t dpa_length; +}; + +struct cxl_cdat_sslbis_entry { + uint16_t port_x_id; + uint16_t port_y_id; + uint16_t val; +}; + +struct cxl_cdat_sslbis { + uint8_t num_entries; /* needed to compute length */ + uint8_t data_type; + uint64_t base_unit; + struct cxl_cdat_sslbis_entry entries[]; +}; + +typedef struct cxl_cdat { + GList *dsmas_list; + GList *dslbis_list; + GList *dsmscis_list; + GList *dsis_list; + GList *dsemts_list; + GList *sslbis_list; +} CXLCDAT; + +void cdat_add_dsmas(CXLCDAT *cdat, uint8_t dsmad_handle, uint8_t flags, + uint64_t dpa_base, uint64_t dpa_length); +void cdat_add_dslbis(CXLCDAT *cdat, uint8_t handle, uint8_t flags, + uint8_t data_type, uint64_t base_unit, + uint16_t entry0, uint16_t entry1, uint16_t entry2); +void cdat_add_dsmscis(CXLCDAT *cdat, uint8_t dsmas_handle, + uint64_t memory_sc_size, uint64_t cache_attrs); +void cdat_add_dsis(CXLCDAT *cdat, uint8_t flags, uint8_t handle); +void cdat_add_dsemts(CXLCDAT *cdat, uint8_t dsmas_handle, + uint8_t efi_mem_type_attr, uint64_t dpa_offset, + uint64_t dpa_length); +struct cxl_cdat_sslbis *cdat_add_sslbis(CXLCDAT *cdat, uint8_t num_entries, + uint8_t data_type, uint64_t base_u= nit); +int cdata_sslbis_set_entry(struct cxl_cdat_sslbis *sslbis, uint8_t index, + uint16_t portx, uint16_t pory, uint16_t val); + +int cxl_table_access(PCIEDOE *doe, uint16_t vendor_id, uint8_t object_type, + void *priv); +#endif --=20 2.19.1