From nobody Wed Apr 16 11:55:14 2025 Delivered-To: importer@patchew.org Authentication-Results: mx.zohomail.com; dkim=fail header.i=@wdc.com; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=fail(p=none dis=none) header.from=wdc.com ARC-Seal: i=1; a=rsa-sha256; t=1599762563; cv=none; d=zohomail.com; s=zohoarc; b=UflTmoeHkUkHTR7SkGGROdTzmm3/tHi3/XsjFFfd5dgNmV77sF33oKp+F3pOPtY8k2xCsrYaKTZe1kavCoogUIA4ED5bTQ541kiS/0ppvw1AIRAsb84hEswIReoJf02sRKYXWZjyM+AEwppKomgNZWTOdMMPOdIhnBoNXq0uja8= ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=zohomail.com; s=zohoarc; t=1599762563; h=Content-Type:Content-Transfer-Encoding:Cc:Date:From:In-Reply-To:List-Subscribe:List-Post:List-Id:List-Archive:List-Help:List-Unsubscribe:MIME-Version:Message-ID:References:Sender:Subject:To; bh=t+MYhcpuBs6sA2TXfv0TzW+0dX9S5LxX6c5G5P2ZSj4=; b=nEXv6y74KXAqI4RXOLZ4y9ZEVYK1Q1xxXo1B7Wc3HzQtGqnz9geK6PGLL2YLJvEPCwA++A/FQsfGmxkpvuuDfu1MGe90f4oJa20f05+5lA/Ao4fiCYeosXLkQY6xrSmclenyzMve9oy51Ovk6D2hCgz8H9dkjhmynwtsgZwksfc= ARC-Authentication-Results: i=1; mx.zohomail.com; dkim=fail header.i=@wdc.com; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=fail header.from= (p=none dis=none) header.from= Return-Path: Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) by mx.zohomail.com with SMTPS id 1599762563549714.5174192207652; Thu, 10 Sep 2020 11:29:23 -0700 (PDT) Received: from localhost ([::1]:54192 helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1kGRJy-0000T3-39 for importer@patchew.org; Thu, 10 Sep 2020 14:29:22 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]:57382) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1kGRBp-0004cB-RD for qemu-devel@nongnu.org; Thu, 10 Sep 2020 14:20:57 -0400 Received: from esa4.hgst.iphmx.com ([216.71.154.42]:28248) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1kGRBm-0002j9-8P for qemu-devel@nongnu.org; Thu, 10 Sep 2020 14:20:57 -0400 Received: from h199-255-45-14.hgst.com (HELO uls-op-cesaep01.wdc.com) ([199.255.45.14]) by ob1.hgst.iphmx.com with ESMTP; 11 Sep 2020 02:20:19 +0800 Received: from uls-op-cesaip01.wdc.com ([10.248.3.36]) by uls-op-cesaep01.wdc.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 10 Sep 2020 11:07:35 -0700 Received: from fwvkpc2.ad.shared (HELO risc6-mainframe.hgst.com) ([10.86.59.152]) by uls-op-cesaip01.wdc.com with ESMTP; 10 Sep 2020 11:20:19 -0700 DKIM-Signature: v=1; a=rsa-sha256; c=simple/simple; d=wdc.com; i=@wdc.com; q=dns/txt; s=dkim.wdc.com; t=1599762054; x=1631298054; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=ZSNUdGWzbfvdxQavD7gQjSlgG/H9StMasknxBw5lrC4=; b=nYaQlkdG2wehc+q6INweNaSpdpF3vO6NJNeOz2qQIx8VvpgW0ptyqV8x +hXHWlFAvnOR045IOTlAZsKvBiswaBnxG9hUsE0yxzQMcIt8cFN515/lp K3du89VR1lQTgbxA0bg/q+cdQrwXmn3bibUbp/WR2qVx6XsD0Oz68cIeP Uuk39vT/w5JB+ePLBXfyvryWiYb8bzOYtxJrP0lH+VBWDsoaWx8MN+yq4 U2j2VFeD1kyFnYVFqDOoRjN2DWvAYeD8BveLY2Tu4epn05729kuePA3Q+ TOVnHEh9485yTHxAWyeScvZWOtPt9taY26ihN8yaQKgF63B0H45l6WT+k w==; IronPort-SDR: tFuQt80LBCkXqmi1pDNq3DxrA7lePWC9iMhVDM3quzMpU9pgp00fNV2ya/DD68WxlITRy6KiJw jUkWNqZA2VMR5RqiDxz3Nvvog0ZZ/5Xe0ll3rRfMPnyuSWzL+e4Wv7K/bwzo77ekpQOrzBhoqQ iUeXYD7QMzCuIJPEVRHsDuBMcC6lCurHLdUleCHep8SfFmag4bHxDk1i85FNjpJipi4Nt/Ho4U iUt30k7Ch2hH7Ew5k9tDWRAIuWbiG33U5WtnYdJ38JBsNELJBc4NZKjrsSXOy999DQs57GbcSd 7qc= X-IronPort-AV: E=Sophos;i="5.76,413,1592841600"; d="scan'208";a="146979238" IronPort-SDR: wmHyCWq4ThtVvNnKgLwFotHJgHvAv5Bw0Ktxld6QY1jr7mprBB+TBfbOSwe30Yj2pURrCnJZ1X SaKEeKKfbMcg== IronPort-SDR: jdyzLfpMyt9NdOPi+L1zC0z+f+FV6Uk3WxZx1FlJLqRyf78/2eAdvtmUgjlHMMNbWqSOurR9Gr JRgiMYC46diA== WDCIronportException: Internal From: Alistair Francis To: peter.maydell@linaro.org, qemu-devel@nongnu.org Subject: [PULL 16/30] hw/riscv: microchip_pfsoc: Hook GPIO controllers Date: Thu, 10 Sep 2020 11:09:24 -0700 Message-Id: <20200910180938.584205-17-alistair.francis@wdc.com> X-Mailer: git-send-email 2.28.0 In-Reply-To: <20200910180938.584205-1-alistair.francis@wdc.com> References: <20200910180938.584205-1-alistair.francis@wdc.com> MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Received-SPF: pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; envelope-from=qemu-devel-bounces+importer=patchew.org@nongnu.org; helo=lists.gnu.org; Received-SPF: pass client-ip=216.71.154.42; envelope-from=prvs=515d47f05=alistair.francis@wdc.com; helo=esa4.hgst.iphmx.com X-detected-operating-system: by eggs.gnu.org: First seen = 2020/09/10 14:20:04 X-ACL-Warn: Detected OS = FreeBSD 9.x or newer [fuzzy] X-Spam_score_int: -43 X-Spam_score: -4.4 X-Spam_bar: ---- X-Spam_report: (-4.4 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_MED=-2.3, SPF_HELO_PASS=-0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.23 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: alistair23@gmail.com, Bin Meng , Alistair Francis , =?UTF-8?q?Philippe=20Mathieu-Daud=C3=A9?= Errors-To: qemu-devel-bounces+importer=patchew.org@nongnu.org Sender: "Qemu-devel" X-ZohoMail-DKIM: fail (Header signature does not verify) From: Bin Meng Microchip PolarFire SoC integrates 3 GPIOs controllers. It seems enough to create unimplemented devices to cover their register spaces at this point. With this commit, QEMU can boot to U-Boot (2nd stage bootloader) all the way to the Linux shell login prompt, with a modified HSS (1st stage bootloader). For detailed instructions on how to create images for the Icicle Kit board, please check QEMU RISC-V WiKi page at: https://wiki.qemu.org/Documentation/Platforms/RISCV Signed-off-by: Bin Meng Reviewed-by: Alistair Francis Reviewed-by: Philippe Mathieu-Daud=C3=A9 Message-Id: <1598924352-89526-15-git-send-email-bmeng.cn@gmail.com> Signed-off-by: Alistair Francis --- include/hw/riscv/microchip_pfsoc.h | 3 +++ hw/riscv/microchip_pfsoc.c | 14 ++++++++++++++ 2 files changed, 17 insertions(+) diff --git a/include/hw/riscv/microchip_pfsoc.h b/include/hw/riscv/microchi= p_pfsoc.h index 6d20853039..8bfc7e1a85 100644 --- a/include/hw/riscv/microchip_pfsoc.h +++ b/include/hw/riscv/microchip_pfsoc.h @@ -89,6 +89,9 @@ enum { MICROCHIP_PFSOC_MMUART4, MICROCHIP_PFSOC_GEM0, MICROCHIP_PFSOC_GEM1, + MICROCHIP_PFSOC_GPIO0, + MICROCHIP_PFSOC_GPIO1, + MICROCHIP_PFSOC_GPIO2, MICROCHIP_PFSOC_ENVM_CFG, MICROCHIP_PFSOC_ENVM_DATA, MICROCHIP_PFSOC_IOSCB_CFG, diff --git a/hw/riscv/microchip_pfsoc.c b/hw/riscv/microchip_pfsoc.c index 7f25609182..11ebdd1aa8 100644 --- a/hw/riscv/microchip_pfsoc.c +++ b/hw/riscv/microchip_pfsoc.c @@ -89,6 +89,9 @@ static const struct MemmapEntry { [MICROCHIP_PFSOC_MMUART4] =3D { 0x20106000, 0x1000 }, [MICROCHIP_PFSOC_GEM0] =3D { 0x20110000, 0x2000 }, [MICROCHIP_PFSOC_GEM1] =3D { 0x20112000, 0x2000 }, + [MICROCHIP_PFSOC_GPIO0] =3D { 0x20120000, 0x1000 }, + [MICROCHIP_PFSOC_GPIO1] =3D { 0x20121000, 0x1000 }, + [MICROCHIP_PFSOC_GPIO2] =3D { 0x20122000, 0x1000 }, [MICROCHIP_PFSOC_ENVM_CFG] =3D { 0x20200000, 0x1000 }, [MICROCHIP_PFSOC_ENVM_DATA] =3D { 0x20220000, 0x20000 }, [MICROCHIP_PFSOC_IOSCB_CFG] =3D { 0x37080000, 0x1000 }, @@ -311,6 +314,17 @@ static void microchip_pfsoc_soc_realize(DeviceState *d= ev, Error **errp) sysbus_connect_irq(SYS_BUS_DEVICE(&s->gem1), 0, qdev_get_gpio_in(DEVICE(s->plic), MICROCHIP_PFSOC_GEM1_IRQ)); =20 + /* GPIOs */ + create_unimplemented_device("microchip.pfsoc.gpio0", + memmap[MICROCHIP_PFSOC_GPIO0].base, + memmap[MICROCHIP_PFSOC_GPIO0].size); + create_unimplemented_device("microchip.pfsoc.gpio1", + memmap[MICROCHIP_PFSOC_GPIO1].base, + memmap[MICROCHIP_PFSOC_GPIO1].size); + create_unimplemented_device("microchip.pfsoc.gpio2", + memmap[MICROCHIP_PFSOC_GPIO2].base, + memmap[MICROCHIP_PFSOC_GPIO2].size); + /* eNVM */ memory_region_init_rom(envm_data, OBJECT(dev), "microchip.pfsoc.envm.d= ata", memmap[MICROCHIP_PFSOC_ENVM_DATA].size, --=20 2.28.0