From nobody Fri Nov 14 15:21:08 2025 Delivered-To: importer@patchew.org Authentication-Results: mx.zohomail.com; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org ARC-Seal: i=1; a=rsa-sha256; t=1588231605; cv=none; d=zohomail.com; s=zohoarc; b=lTYH3G4QeTwccnCNL5oVOmaV7SzTHzgKjWIxDDnW77DeE6n89ogdDkwCR+wUx1eXd7fOTuMAaZn7d7cwrABHVV5343LrY8OTrn1U/XAgcHaPAXp6B4Gqlh/CkELOhfQjTbo6GpQLKKh7WF3rBE99FNYN9A1m5GcRXyqNe7A8JrE= ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=zohomail.com; s=zohoarc; t=1588231605; h=Content-Transfer-Encoding:Cc:Date:From:In-Reply-To:List-Subscribe:List-Post:List-Id:List-Archive:List-Help:List-Unsubscribe:MIME-Version:Message-ID:References:Sender:Subject:To; bh=lm4e+zrp2V8siFcq+xMEudZnmDIxt16uJz70sgo0M9Q=; b=PY2QGPeRVrLkwBOdHELc4ivFyFPJU2lThhWoHzRhS5yCFnCtYDQfqWgV6b30YB6vTZelpGEgZ24lgS3i9q6x2P1PXgA3z041hYz8CNXcxyRTdzP+B0+Z/3XYyNU6heZ55A+SX2aDK2NeVBg45IXkKFOJb2DipyyiFNzV0pDUAf4= ARC-Authentication-Results: i=1; mx.zohomail.com; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org Return-Path: Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) by mx.zohomail.com with SMTPS id 1588231605700509.89888767944046; Thu, 30 Apr 2020 00:26:45 -0700 (PDT) Received: from localhost ([::1]:33304 helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1jU3am-0001tf-1c for importer@patchew.org; Thu, 30 Apr 2020 03:26:44 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]:34268) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1jU3XY-0004b0-Ev for qemu-devel@nongnu.org; Thu, 30 Apr 2020 03:23:49 -0400 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.90_1) (envelope-from ) id 1jU3W7-0006YN-G7 for qemu-devel@nongnu.org; Thu, 30 Apr 2020 03:23:24 -0400 Received: from smtp2200-217.mail.aliyun.com ([121.197.200.217]:46144) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1jU3W6-0006WW-Pu; Thu, 30 Apr 2020 03:21:55 -0400 Received: from L-PF1D6DP4-1208.hz.ali.com(mailfrom:zhiwei_liu@c-sky.com fp:SMTPD_---.HQfovas_1588231302) by smtp.aliyun-inc.com(10.147.40.7); Thu, 30 Apr 2020 15:21:43 +0800 X-Alimail-AntiSpam: AC=CONTINUE; BC=0.07436282|-1; CH=green; DM=|CONTINUE|false|; DS=CONTINUE|ham_system_inform|0.704462-0.000721421-0.294816; FP=0|0|0|0|0|-1|-1|-1; HT=e01l07447; MF=zhiwei_liu@c-sky.com; NM=1; PH=DS; RN=10; RT=10; SR=0; TI=SMTPD_---.HQfovas_1588231302; From: LIU Zhiwei To: peter.maydell@linaro.org Subject: [RFC PATCH 1/8] riscv: Add RV64I instructions description Date: Thu, 30 Apr 2020 15:21:32 +0800 Message-Id: <20200430072139.4602-2-zhiwei_liu@c-sky.com> X-Mailer: git-send-email 2.23.0 In-Reply-To: <20200430072139.4602-1-zhiwei_liu@c-sky.com> References: <20200430072139.4602-1-zhiwei_liu@c-sky.com> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Received-SPF: pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; envelope-from=qemu-devel-bounces+importer=patchew.org@nongnu.org; helo=lists.gnu.org; Received-SPF: none client-ip=121.197.200.217; envelope-from=zhiwei_liu@c-sky.com; helo=smtp2200-217.mail.aliyun.com X-detected-operating-system: by eggs.gnu.org: First seen = 2020/04/30 03:21:44 X-ACL-Warn: Detected OS = Linux 3.x [generic] [fuzzy] X-Received-From: 121.197.200.217 X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.23 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: qemu-riscv@nongnu.org, richard.henderson@linaro.org, qemu-devel@nongnu.org, wxy194768@alibaba-inc.com, wenmeng_zhang@c-sky.com, palmer@dabbelt.com, alistair23@gmail.com, alex.bennee@linaro.org, LIU Zhiwei Errors-To: qemu-devel-bounces+importer=patchew.org@nongnu.org Sender: "Qemu-devel" Content-Type: text/plain; charset="utf-8" Signed-off-by: LIU Zhiwei --- riscv64.risu | 141 +++++++++++++++++++++++++++++++++++++++++++++++++++ 1 file changed, 141 insertions(+) create mode 100644 riscv64.risu diff --git a/riscv64.risu b/riscv64.risu new file mode 100644 index 0000000..98141ab --- /dev/null +++ b/riscv64.risu @@ -0,0 +1,141 @@ +# Input file for risugen defining RISC-V instructions +.mode riscv +@RV64I + +# x2 stack pointer, x3 global pointer, x4 thread pointer +# These registers should be reserved for signal handler. + +LUI RISCV imm:20 rd:5 0110111 \ +!constraints { $rd !=3D 2 && $rd !=3D 3 && $rd !=3D 4 } + +AUIPC RISCV imm:20 rd:5 0110111 \ +!constraints { $rd !=3D 2 && $rd !=3D 3 && $rd !=3D 4 } + +# Limit to current implementation, the base address register will be overi= de +LB RISCV imm:12 rs1:5 000 rd:5 0000011 \ +!constraints { $rd !=3D 2 && $rd !=3D 3 && $rd !=3D 4 && $rs1 !=3D 0 && $r= s1 !=3D 2 && $rs1 !=3D 3 && $rs1 !=3D 4 } \ +!memory { align(1); reg_plus_imm($rs1, sextract($imm, 12)); } + +LH RISCV imm:12 rs1:5 001 rd:5 0000011 \ +!constraints { $rd !=3D 2 && $rd !=3D 3 && $rd !=3D 4 && $rs1 !=3D 0 && $r= s1 !=3D 2 && $rs1 !=3D 3 && $rs1 !=3D 4 } \ +!memory { align(2); reg_plus_imm($rs1, sextract($imm, 12)); } + +LW RISCV imm:12 rs1:5 010 rd:5 0000011 \ +!constraints { $rd !=3D 2 && $rd !=3D 3 && $rd !=3D 4 && $rs1 !=3D 0 && $r= s1 !=3D 2 && $rs1 !=3D 3 && $rs1 !=3D 4 } \ +!memory { align(4); reg_plus_imm($rs1, sextract($imm, 12)); } + +LBU RISCV imm:12 rs1:5 100 rd:5 0000011 \ +!constraints { $rd !=3D 2 && $rd !=3D 3 && $rd !=3D 4 && $rs1 !=3D 0 && $r= s1 !=3D 2 && $rs1 !=3D 3 && $rs1 !=3D 4 } \ +!memory { align(1); reg_plus_imm($rs1, sextract($imm, 12)); } + +LHU RISCV imm:12 rs1:5 101 rd:5 0000011 \ +!constraints { $rd !=3D 2 && $rd !=3D 3 && $rd !=3D 4 && $rs1 !=3D 0 && $r= s1 !=3D 2 && $rs1 !=3D 3 && $rs1 !=3D 4 } \ +!memory { align(2); reg_plus_imm($rs1, sextract($imm, 12)); } + +SB RISCV imm5:7 rs2:5 rs1:5 000 imm:5 0100011 \ +!constraints { $rs1 !=3D 0 && $rs1 !=3D 2 && $rs1 !=3D3 && $rs1 !=3D 4 && = $rs2 !=3D 2 } \ +!memory { align(1); reg_plus_imm($rs1, sextract($imm5 << 5 | $imm, 12)); } + +SH RISCV imm5:7 rs2:5 rs1:5 001 imm:5 0100011 \ +!constraints { $rs1 !=3D 0 && $rs1 !=3D 2 && $rs1 !=3D3 && $rs1 !=3D 4 && = $rs2 !=3D 2 } \ +!memory { align(2); reg_plus_imm($rs1, sextract($imm5 << 5 | $imm, 12)); } + +SW RISCV imm5:7 rs2:5 rs1:5 010 imm:5 0100011 \ +!constraints { $rs1 !=3D 0 && $rs1 !=3D 2 && $rs1 !=3D3 && $rs1 !=3D 4 && = $rs2 !=3D 2 } \ +!memory { align(4); reg_plus_imm($rs1, sextract($imm5 << 5 | $imm, 12)); } + +ADDI RISCV imm:12 rs1:5 000 rd:5 0010011 \ +!constraints { $rd !=3D 2 && $rd !=3D 3 && $rd !=3D 4 && $rs1 !=3D 2 } + +SLTI RISCV imm:12 rs1:5 010 rd:5 0010011 \ +!constraints { $rd !=3D 2 && $rd !=3D 3 && $rd !=3D 4 && $rs1 !=3D 2 } + +SLTIU RISCV imm:12 rs1:5 011 rd:5 0010011 \ +!constraints { $rd !=3D 2 && $rd !=3D 3 && $rd !=3D 4 && $rs1 !=3D 2 } + +XORI RISCV imm:12 rs1:5 100 rd:5 0010011 \ +!constraints { $rd !=3D 2 && $rd !=3D 3 && $rd !=3D 4 && $rs1 !=3D 2 } + +ORI RISCV imm:12 rs1:5 110 rd:5 0010011 \ +!constraints { $rd !=3D 2 && $rd !=3D 3 && $rd !=3D 4 && $rs1 !=3D 2 } + +ANDI RISCV imm:12 rs1:5 111 rd:5 0010011 \ +!constraints { $rd !=3D 2 && $rd !=3D 3 && $rd !=3D 4 && $rs1 !=3D 2 } + +ADD RISCV 0000000 rs2:5 rs1:5 000 rd:5 0110011 \ +!constraints { $rd !=3D 2 && $rd !=3D 3 && $rd !=3D 4 && $rs1 !=3D 2 && $r= s2 !=3D 2 } + +SUB RISCV 0100000 rs2:5 rs1:5 000 rd:5 0110011 \ +!constraints { $rd !=3D 2 && $rd !=3D 3 && $rd !=3D 4 && $rs1 !=3D 2 && $r= s2 !=3D 2 } + +SLL RISCV 0000000 rs2:5 rs1:5 001 rd:5 0110011 \ +!constraints { $rd !=3D 2 && $rd !=3D 3 && $rd !=3D 4 && $rs1 !=3D 2 && $r= s2 !=3D 2 } + +SLT RISCV 0000000 rs2:5 rs1:5 010 rd:5 0110011 \ +!constraints { $rd !=3D 2 && $rd !=3D 3 && $rd !=3D 4 && $rs1 !=3D 2 && $r= s2 !=3D 2 } + +SLTU RISCV 0000000 rs2:5 rs1:5 011 rd:5 0110011 \ +!constraints { $rd !=3D 2 && $rd !=3D 3 && $rd !=3D 4 && $rs1 !=3D 2 && $r= s2 !=3D 2 } + +XOR RISCV 0000000 rs2:5 rs1:5 100 rd:5 0110011 \ +!constraints { $rd !=3D 2 && $rd !=3D 3 && $rd !=3D 4 && $rs1 !=3D 2 && $r= s2 !=3D 2 } + +SRL RISCV 0000000 rs2:5 rs1:5 101 rd:5 0110011 \ +!constraints { $rd !=3D 2 && $rd !=3D 3 && $rd !=3D 4 && $rs1 !=3D 2 && $r= s2 !=3D 2 } + +SRA RISCV 0100000 rs2:5 rs1:5 101 rd:5 0110011 \ +!constraints { $rd !=3D 2 && $rd !=3D 3 && $rd !=3D 4 && $rs1 !=3D 2 && $r= s2 !=3D 2 } + +OR RISCV 0000000 rs2:5 rs1:5 110 rd:5 0110011 \ +!constraints { $rd !=3D 2 && $rd !=3D 3 && $rd !=3D 4 && $rs1 !=3D 2 && $r= s2 !=3D 2 } + +AND RISCV 0000000 rs2:5 rs1:5 111 rd:5 0110011 \ +!constraints { $rd !=3D 2 && $rd !=3D 3 && $rd !=3D 4 && $rs1 !=3D 2 && $r= s2 !=3D 2 } + +LWU RISCV imm:12 rs1:5 110 rd:5 0000011 \ +!constraints { $rd !=3D 2 && $rd !=3D 3 && $rd !=3D 4 && $rs1 !=3D 0 && $r= s1 !=3D 2 && $rs1 !=3D 3 && $rs1 !=3D 4 } \ +!memory { align(4); reg_plus_imm($rs1, sextract($imm, 12)); } + +LD RISCV imm:12 rs1:5 011 rd:5 0000011 \ +!constraints { $rd !=3D 2 && $rd !=3D 3 && $rd !=3D 4 && $rs1 !=3D 0 && $r= s1 !=3D 2 && $rs1 !=3D 3 && $rs1 !=3D 4 } \ +!memory { align(8); reg_plus_imm($rs1, sextract($imm, 12)); } + +SD RISCV imm5:7 rs2:5 rs1:5 011 imm:5 0100011 \ +!constraints { $rs1 !=3D 0 && $rs1 !=3D 2 && $rs1 !=3D3 && $rs1 !=3D 4 && = $rs2 !=3D 2} \ +!memory { align(8); reg_plus_imm($rs1, sextract($imm5 << 5 | $imm, 12)); } + +SLLI RISCV 00000 sham5:7 rs1:5 001 rd:5 0010011 \ +!constraints { $rd !=3D 2 && $rd !=3D 3 && $rd !=3D 4 && $rs1 !=3D 2 } + +SRLI RISCV 00000 sham5:7 rs1:5 101 rd:5 0010011 \ +!constraints { $rd !=3D 2 && $rd !=3D 3 && $rd !=3D 4 && $rs1 !=3D 2 } + +SRAI RISCV 01000 sham5:7 rs1:5 101 rd:5 0010011 \ +!constraints { $rd !=3D 2 && $rd !=3D 3 && $rd !=3D 4 && $rs1 !=3D 2 } + +ADDIW RISCV imm:12 rs1:5 000 rd:5 0011011 \ +!constraints { $rd !=3D 2 && $rd !=3D 3 && $rd !=3D 4 && $rs1 !=3D 2 } + +SLLIW RISCV 0000000 shamt:5 rs1:5 001 rd:5 0011011 \ +!constraints { $rd !=3D 2 && $rd !=3D 3 && $rd !=3D 4 && $rs1 !=3D 2 } + +SRLIW RISCV 0000000 shamt:5 rs1:5 101 rd:5 0011011 \ +!constraints { $rd !=3D 2 && $rd !=3D 3 && $rd !=3D 4 && $rs1 !=3D 2 } + +SRAIW RISCV 0100000 shamt:5 rs1:5 101 rd:5 0011011 \ +!constraints { $rd !=3D 2 && $rd !=3D 3 && $rd !=3D 4 && $rs1 !=3D 2 } + +ADDW RISCV 0000000 rs2:5 rs1:5 000 rd:5 0011011 \ +!constraints { $rd !=3D 2 && $rd !=3D 3 && $rd !=3D 4 && $rs1 !=3D 2 } + +SUBW RISCV 0100000 rs2:5 rs1:5 000 rd:5 0011011 \ +!constraints { $rd !=3D 2 && $rd !=3D 3 && $rd !=3D 4 && $rs1 !=3D 2 } + +SLLW RISCV 0000000 rs2:5 rs1:5 001 rd:5 0011011 \ +!constraints { $rd !=3D 2 && $rd !=3D 3 && $rd !=3D 4 && $rs1 !=3D 2 } + +SRLW RISCV 0000000 rs2:5 rs1:5 101 rd:5 0011011 \ +!constraints { $rd !=3D 2 && $rd !=3D 3 && $rd !=3D 4 && $rs1 !=3D 2 } + +SRAW RISCV 0100000 rs2:5 rs1:5 101 rd:5 0011011 \ +!constraints { $rd !=3D 2 && $rd !=3D 3 && $rd !=3D 4 && $rs1 !=3D 2 } --=20 2.23.0